![background image](http://html.mh-extra.com/html/nec/pd703302/pd703302_user-manual_249245050.webp)
CHAPTER 3 CPU FUNCTIONS
User’s Manual U16896EJ2V0UD
50
3.4 Address Space
3.4.1 CPU address space
For instruction addressing, an internal ROM area of up to 1 MB, and an internal RAM area are supported in a linear
address space (program space) of up to 64 MB. For operand addressing (data access), up to 4 GB of a linear
address space (data space) is supported. The 4 GB address space, however, is viewed as 64 images of a 64 MB
physical address space. This means that the same 64 MB physical address space is accessed regardless of the
value of bits 31 to 26.
Figure 3-1. Address Space Image
Program space
Internal RAM area
Use-prohibited area
Use-prohibited area
Internal ROM area
(external memory area)
Data space
Image 63
Image 1
Image 0
On-chip peripheral I/O area
Internal RAM area
Use-prohibited area
Internal ROM area
(external memory area)
1 MB
4 GB
64 MB
•
•
•
64 MB