Figure 3.
Digital Input Pinout
TERMINAL 34
TERMINAL 68
TERMINAL 35
TERMINAL 1
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
RSVD = Reserved
D GND
D GND
D GND
D GND
DO 0
DO 2
DO 4
DO 6
DO 8
DO 10
DO 12
DO 14
DO 1
DO 3
DO 5
DO 7
DO 9
DO 11
DO 13
DO 15
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
D GND
DI 0
D GND
D GND
DI 1
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
RSVD
Block Diagram
The following figure shows the NI 5752/5752B block diagram and signal flow.
10
|
ni.com
|
NI 5752/5752B Getting Started Guide