ISD94100 Series Technical Reference Manual
Sep 9, 2019
Page
541
of 928
Rev1.09
IS
D
9
410
0
S
ER
IE
S
T
E
C
HN
ICA
L
RE
F
E
RE
NCE
M
AN
U
AL
1011 = Pre-scale is 512; Max time-out period is 512 * 64 * WWDT_CLK.
1100 = Pre-scale is 768; Max time-out period is 768 * 64 * WWDT_CLK.
1101 = Pre-scale is 1024; Max time-out period is 1024 * 64 * WWDT_CLK.
1110 = Pre-scale is 1536; Max time-out period is 1536 * 64 * WWDT_CLK.
1111 = Pre-scale is 2048; Max time-out period is 2048 * 64 * WWDT_CLK.
[7:2]
Reserved
Reserved. Any values read should be ignored. When writing to this field always write
with reset value.
[1]
INTEN
WWDT Interrupt Enable Control Bit
If this bit is enabled, the WWDT counter compare match interrupt signal is generated
and inform to CPU.
0 = WWDT counter compare match interrupt Disabled.
1 = WWDT counter compare match interrupt Enabled.
[0]
WWDTEN
WWDT Enable Control Bit
Set this bit to enable WWDT counter counting.
0 = WWDT counter is stopped.
1 = WWDT counter is starting counting.
