ISD94100 Series Technical Reference Manual
Sep 9, 2019
Page
752
of 928
Rev1.09
IS
D
9
410
0
S
ER
IE
S
T
E
C
HN
ICA
L
RE
F
E
RE
NCE
M
AN
U
AL
CRC Write Data Register (CRC_DAT)
Register
Offset
R/W Description
Reset Value
CRC_DAT
0x04
R/W CRC Write Data Register
0x0000_0000
31
30
29
28
27
26
25
24
DATA
23
22
21
20
19
18
17
16
DATA
15
14
13
12
11
10
9
8
DATA
7
6
5
4
3
2
1
0
DATA
Bits
Description
[31:0]
DATA
CRC Write Data Bits
User can write data directly by CPU mode or use PDMA function to write data to this field to
perform CRC operation.
Note:
When the write data length is 8-bit mode, the valid data in CRC_DAT register is only
DATA[7:0] bits; if the write data length is 16-bit mode, the valid data in CRC_DAT register
is only DATA[15:0].
