Distributor of NXP Semiconductors: Excellent Integrated System Limited
Datasheet of MCIMX53SMD - TABLET SABRE PLATFORM MCIMX53
Contact us: sales@integrated-circuit.com Website: www.integrated-circuit.com
Freescale Semiconductor
MCIMX53SMD Board Hardware User’s Guide, Rev. 0
47
signal is only sent to the Ethernet PHY. The two control traces from the i.MX53 processor to the Ethernet PHY
are: an active low interrupt trace (FEC_nINT) and an active low reset line (FEC_nRST). When the PHY comes
out of reset, it is internally programmed to establish communications with an attached Ethernet device and is
ready to correctly format all communications being transmitted or received by the processor. If
communications become unreliable, the processor can restart the PHY by forcing it into reset.
The PHY is connected to debug connector (J127) through a magnetic device. It has two pairs of differential
traces for receive and transmit. The differential pair traces are biased externally with 49.9 1%Ω pull-up
resistors. When initially connected to another Ethernet device, the PHY will negotiate to determine if it is
connected to a switch type device or another Ethernet end device, and will reconfigure the Transmit and
Receive inputs to correctly match the device attached. This eliminates the need for cross-over cables when
directly connecting to another Ethernet end device. The LED status indicators are driven by the PHY to show a
connected link and activity on the link. It is important to note that the LED control lines from the PHY also
serve as PHY feature selection options. At boot time, the LED1 control pin determines whether the 1.2V
internal regulator should be turned ON or OFF, and the LED2 control pins determines whether the PHY accepts
an external reference clock or internally generates the clock signal and outputs it to the processor for
reference. See the LAN8720 data sheet for more details.
5.13.
USB PHY Connections
The i.MX53 processor has two internal USB PHY: one for USB HOST and other for USB OTG. The USB OTG
connected to the MCIMX53SMD board signals with micro-B USB connector directly. For the USB HOST, it is
connected with a USB-HUB, USB2514, from SMSC. The SMSC 4-Port HUB is low power, OEM configurable, MTT
hub controller IC with four downstream ports for embedded USB solutions.
The 4-port hub is fully compliant with the USB2.0 Specification and will attach to an upstream port as a Full-
Speed Hub or as a Full-/High-Speed Hub. The 4-Port Hub supports Low-Speed, Full-Speed, and High-Speed (if
operating as a High-Speed Hub) downstream devices on all the enabled downstream ports. Two of four USB
ports (Port1 and Port4) are dedicated to USB HOST Connector. Port2 is dedicated to 3G Modem on the
MCIMX53SMD board and Port3 is for VGA Dock connector. The MCIMX53SMD board uses a USB power switch
for Port1 and Port4. Each one can provide 500 mA current, and over current interrupt will occur when high
current happened. Meanwhile, we use the same chip for USB OTG.
5.14.
SATA
The internal SATA PHY of the i.MX53 processor provides the two differential pair data signals necessary for
SATA operations. No external transceiver is required. Each of the four data lines pass through a 0.01 µF
capacitor for decoupling. These capacitors are placed as close to the SATA connector as possible. The
Processor SATA module receives 2.5V power from VBUCKPERI for the PHY portion of the module and 1.3V
power from VLDO5_1V3 for the controller portion of the module. A 191Ω 1% resistor must be connected to
the SATA_REXT pin (C13). This resistor received a small, constant current at the initialization of the SATA
module to allow cable impedance calibration. This resistor is not required after module initialization.
The i.MX53 processor provides two pins to receive an external differential pair clock input to be used by the
SATA module. Testing of the i.MX53 processor confirms that the internally generated clock signal is working
properly. Therefore, the external clock components are not populated and the eFUSEs for the processor are
configured for internal clock operation.
The SATA connector is suitable to be used with all SATA capable storage media devices, including Hard Drives
and Optical Media storage devices (DVD/CD). We use SSD SATA on the MCIMX53SMD board, by default. It is
possible to configure the MCIMX53SMD board to boot directly from a SATA device. To enable the
MCIMX53SMD board to boot from SATA, the developer needs to set SW26 to 01010000.
48 / 82
48 / 82
