Figure 11. Architecture of OP-TEE on an ARM TrustZone enabled SoC
4.6.3 DDR memory map
The following figure shows the DDR memory map for LS1021A-TSN platform with OP-TEE implementation.
Figure 12. DDR memory map
NXP Semiconductors
Industrial features
Open Industrial User Guide, Rev. 1.8, 05/2020
User's Guide
56 / 199