8-3
Section
Cycle Time
124
The table below shows the times involved from the generation of an interrupt sig-
nal until the interrupt processing routine is called, and from when the interrupt
processing routine is completed until returning to the original position.
Item
Contents
Time
Interrupt input ON delay
This is the delay time from the time the interrupt input bit turns
ON until the time that the interrupt is executed. This is unrelated
to other interrupts.
50
µ
s
↓
(Interrupt condition realized.)
Standby until completion
of interrupt-mask pro-
cessing
This is the time during which interrupts are waiting until proces-
sing has been completed. This situation occurs when a mask
process is executed. It is explained below in more detail.
See below.
↓
Change-to-interrupt pro-
cessing
This is the time it takes to change processing to an interrupt.
↓
(Interrupt processing routine executed)
Return
This is the time it takes, from execution of RET(93), to return to
the processing that was interrupted.
5
µ
s
Generation and clearing of non-fatal errors:
When a non-fatal error is generated and the error contents are registered at the
Customizable Counter Unit, or when an error is being cleared, interrupts will be
masked for a maximum of 55
µ
s until the processing has been completed.
Online editing:
Interrupts will be masked for a maximum of 1,200 ms when online editing is
executed during operation.
Data Exchange with CPU Unit
Interrupts will be disabled when processing for data exchange with the CPU Unit
is being performed. The time for which interrupts are disabled will be longer if LR
Area and DM Area data exchange is also used in comparison to using only the
SR Area data exchange.
This example shows the interrupt response time (i.e., the time from when the
interrupt input turns ON until the start of the interrupt processing routine) when
input interrupts are used under the conditions shown below.
Number of high-speed timers: 0 (No high-speed timers started)
Continuous error detection:
Not canceled
Online edit:
Not used
DM/LR Area data exchange:
No
Minimum Response Time
Interrupt input ON delay:
50
µ
s
Interrupt mask standby time:
0
µ
s
+
Change-to-interrupt processing:
20
µ
s
Minimum response time:
70
µ
s
Maximum Response Time
Interrupt input ON delay:
50
µ
s
Interrupt mask standby time:
10
µ
s
+
Change-to-interrupt processing:
20
µ
s
Minimum response time:
80
µ
s
Note
1. In addition to the response time shown above, the time required for execut-
ing the interrupt processing routine itself and a return time of 5
µ
s must also
be accounted for when returning to the process that was interrupted.
2. Be sure to allow for interrupt processing time when using interrupts in the
program.
3. The IORF instruction can be used to output the results of interrupt process-
ing immediately. The results of processing in the main program will also be
output when IORF is executed.
Processing Time
Example Calculation
Summary of Contents for CS1 -
Page 1: ...Cat No W378 E1 1 Customizable Counter Units SYSMAC CS1 CS1W HI001 HCP22 HCA22 OPERATION MANUAL...
Page 2: ......
Page 3: ...CS1W HIO01 HCP22 HCA22 Customizable Counter Units Operation Manual Produced January 2001...
Page 4: ...iv...
Page 6: ...vi...
Page 10: ......
Page 20: ......
Page 40: ......
Page 60: ......
Page 146: ......
Page 166: ......
