Circuit Descriptions, Abbreviation List, and IC Data Sheets
EN 90
LC7.2E LA
9.
9.5.2
Supply
The internal voltages that are used are:
•
5 V (+5V_SW)
•
3.3 V (+3V3_MOJO)
•
1.2 V (+1V2_MOJO)
•
1.8 V (+1V8S_SW).
During start-up, it is important that the +1V8S_SW line comes
up earlier than the +3V3_MOJO line. In order to implement this,
a delay circuit is added which is shown in figure “Delay
circuitry”.
Figure 9-7 Delay circuitry
Item 7J05 switches the MOSFET “on” and “off” (item 7J04).
The diode (item 6J03) performs a short-circuit protection for the
+3V3 output stage.
9.6
Video Processing
The video processing is completely handled by the Trident SVP
CX32 video processor which features:
•
CVBS-input for analogue signals.
•
RGB-input for digital (DVB-T) signals.
•
Motion and “edge-adaptive” de-interlacing.
•
Integrated ADC.
•
Built-in 8-bit LVDS transmitter.
•
Colour stretch.
•
Skin colour enhancement.
•
3D Digital Comb Video Decoder.
•
Interlaced and Progressive Scan refresh.
•
TeleText decoding.
•
OSD and VBI/Closed Caption.
9.6.1
Video Application
Figure 9-8 Block diagram video processing
“Block diagram video processing” shows the input and output
signals to and from the Trident Video Processor in EU
applications.
During analogue reception, a CVBS signal coming from the
analogue front-end is fed to the video processor via pin
CVBS1. During digital reception, the video signal coming from
the MPEG decoder (MOJO) is fed to the video processor via
pins FS1, PC_B, PC_G and PC_R.
The video processor also interfaces the SCART1 & 2 input,
side AV, EXT4 (HD where applicable) and HDMI1 & 2 input.
Through the SCART1 & 2 connectors, a monitor output is
foreseen.
9.7
Memory addressing
Figure “Memory block diagram” shows the interconnection
between the microprocessor, the FLASH memory, the Trident
Video Processor and the SDRAM.
Figure 9-9 Memory block diagram
Control signals CPU_RST, WR, RD and CE, address lines
A[0:19] and data lines D[0:7] are used for transferring data
between the microprocessor (item 7311) and the flash memory
(item 7310). Control signals CS, WR and RD, address lines
A[0:7] and data lines D[0:7] are used for transferring data
between the Trident Video Processor (item 7202) and the
microprocessor (item 7311). Control signals CX_BA0,
CX_BA1, CX_MCLK, CX_CLKE, CX_CS0, CX_RAS, CX_CAS
and CX_WE, address lines CX_MA[0:11] and data lines
DQ[0:15] are used for transferring data between the Trident
Video Processor and the SDRAM ICs (items 7204 and 7205).
G_16860_058.eps
310107
IB O _ R _ IN
T r id e n t
Video Proce
ss
or
S
VP CX
3
2
( D V B-T
d e m o d
u
l
a
to r
D i g
DŽ
F r o n t E n d
a
n d d e c o d e r)
C V B
S
S
C A R T 1
S
C 1 _ R _ IN
S
C 1 _ C V B
S
_ IN
S
C 1 _ F B L _ IN
H D _ Y _ IN
S
C A R T 2
S
ID E A V
F R O N T _ Y _ C V B
S
_ IN _ T
S
C 2 _ Y _ C V B
S
_ IN
E X T 4
H D M I
D e c o d e r
H D M I1
H D M I2
H D M I_ Y ( 0 :7 )
H D M I_ C
b
( 0 :7 )
H D M I_ C r ( 0 :7 )
O n
b
o
a
r d E X T
3
C V B
S
S
CART 1 Mon. o
u
t
P R _ R 2
P B _ B 2
Y _ G 2
S
C 1 _ G _ IN
S
C 1 _ B _ IN
P B _ B
3
F B 1
IB O _ G _ IN
IB O _ B _ IN
IB O _ C V B
S
_ IN
P C _ R
P C _ G
P C _ B
F
S
1
H D _ P B _ IN
H D _ P R _ IN
Y _ G 1
P B _ B 1
P R _ R 1
S
C 2 _ C _ IN
F R O N T _ C _ IN _ T
Y _ G
3
C
P R _ R
3
F
S
2
C V B
S
_ O U T 1
C V B
S
_ O U T 2
A n
a
lo g
u
e
F r o n t E n d
C V B
S
_ R F
C V B
S
1
G_16
8
60_060.ep
s
150
3
07
S
CART 2 Mon. o
u
t
7
3
11
7202
7
3
10
7204
7205
micro-
proce
ss
or
1MB
Fl
as
h Memory
Trident CX
8
MB
S
DRAM
8
MB
S
DRAM
CPU_R
S
T/WR/RD/CE
D[0:7]
A[0:19]
A[0:7]
D[0:7]
C
S
/WR/RD
CX_BA0/BA1/MCLK/
CLKE/C
S
0/RA
S
/CA
S
/WE
CX_MA[0:11]
DQ[0:15]
DQ[16:
3
1]
CX_MA[0:11]
CX_BA0/BA1/MCLK/
CLKE/C
S
0/RA
S
/CA
S
/WE
Rene
as
G_16
8
60_062
220207
