background image

NANO-6050

 

Copyright © Portwell 2016                                  NANO-6050 

User's Guide                                                                                                                                                                         

98 

 

Question: What are the display options while using NANO-6050? 

Answer:   

The NANO-6050 does not support DVI display output .     

It supports: 

                      1. 1x dual channel 24bit LVDS on board connector via PTN3460 eDP to LVDS transmitter,   

Need back light control support (follow NANO-6050 design) 

 

 

2. 2x mini DP connector from DP signal 

 

 

Summary of Contents for NANO-6050

Page 1: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 1 Portwell Version 0 1 NANO 6050 ...

Page 2: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 2 Revision History R0 1 Preliminary ...

Page 3: ...ical Dimensions 11 2 3 Power consumption 12 2 4 Environmental Specifications 13 3 Block Diagram 14 4 Hardware Configuration 15 4 1 Jumpers and Connectors 15 4 2 Jumper Settings 16 5 Signal Descriptions 29 5 1 Watch Dog Signal 29 5 2 GPIO Signal 33 6 System Resources 38 6 1 Intel Broadwell U CPU 38 6 2 Main Memory 38 6 3 Installing the Single Board Computer 39 ...

Page 4: ...N I210IT I218LM Gigabit Ethernet Controller 40 7 BIOS Setup Items 41 7 1 Introduction 41 7 2 BIOS Setup 41 7 2 1 Main 42 7 2 2 Configuration 44 7 2 3Security 77 7 2 4 Boot 79 7 2 5 Save Exitt 84 8 Trouble shooting 86 8 1 Hardware Quick Installation 86 8 2 BIOS Setting 89 8 3 FQA 90 9 Portwell Software Service 100 10 Industry Specifications 101 ...

Page 5: ...tained herein and hereby expressly disclaims any implied warranties of merchantability or fitness for any particular purpose with regard to any of the foregoing Portwell assumes no liability for any damages incurred directly or indirectly from any technical or typographical errors or omissions contained herein or for discrepancies between the product and the user s guide In no event shall Portwell...

Page 6: ...efect in materials or workmanship or due to non conformance to the agreed upon specifications will be repaired or exchanged at Portwell s option and expense Certification Portwell is certified to DIN EN ISO 9001 2000 standard Technical Support Portwell technicians and engineers are committed to providing the best possible technical support for our customers so that our products can be easily used ...

Page 7: ... fanless configuration and battery operated NANO 6050 is designed with Intel R 5th Generation Intel Core i3 5010U and Intel Core i5 5350U Processor code named Broadwell U series Based on 5th Generation Intel Core SoC the NANO 6050 supports one DDR3L SODIMM socket up to 8GB system memory and comes with one SATA III one mSATA socket one half size mini PCIe triple display by two mini DP and one LVDS ...

Page 8: ...nt displays High performance hardware MPEG 2 decoding WMV9 VC 1 and H 264 AVC support Blue ray support 40 MBit s Intel HD Graphics 6000 5500 Processor 300MHz Mini DP up to 3840x2160 LVDS eDP to LVDS up to 2 x 24bit Expansion Interface One half size Mini PCIe SATA Interface One SATA ports SATA 6Gb s One mSATA SATA 6Gb Input Output Serial Ports One serial ports RS 232 422 485 switched by BIOS USB Po...

Page 9: ... PCI Express x1 bus Controller LAN1 Intel I218 LAN2 Intel I218 High Drive GPIO One pin header for 8 bit GPIO 4bit in 4bit out Mechanical and environmental specifications Operating temperature 0 60 C Storage temperature 20 80 C Humidity 5 90 non condensing Power supply voltage 12 V Board size 120mm x 120 mm 4 72 x 4 72 ...

Page 10: ...64 bit Windows 7 32 64 bit Windows 7 POS ready 7 WES7 32 64 bit Windows 10 64 bit Fedora 19 or later Distribution 64 bit Ubuntu SuSe Enterprise Red hat Enterprise 64 bit Yocto Tool based Embedded Linux Distribution 64 bit VxWorks RTOS 64 bit Microsoft Windows 7 does not natively support the LPSS bus on 5th Gen Intel Core Processors U Series Commercial Linux Support provided by Wind River Systems ...

Page 11: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 11 2 2 Mechanical Dimensions ...

Page 12: ...56 LAN Card Onboard Intel Ethernet Connection I218 LM LAN Driver Intel Ethernet Connection I218 LM Ver 12 12 80 19 LAN Card Onboard Intel I210 Gigabit Network connection LAN Driver Intel I210 Gigabit Network connection Ver 12 11 97 1 Audio Card Onboard Realtek High Definition Audio Audio Driver Realtek High Definition Audio Device Ver 6 0 1 7512 Chip Driver Intel Chipset Device Software Ver 10 0 U...

Page 13: ... s Guide 13 Power consumption Item Power ON Full Loading 10Min Full Loading 30Min ATX Power 12V 1 54A 2 06A 2 15A 2 4 Environmental Specifications Storage Temperature 20 80 C Operation Temperature 0 60 C Storage Humidity 5 90 Operation Humidity 10 90 ...

Page 14: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 14 3 Block Diagram ...

Page 15: ...050 User s Guide 15 4 Hardware Configuration 4 1 Jumpers and Connectors This chapter indicates jumpers headers and connectors locations Users may find useful information related to hardware settings in this chapter Figure 1 NANO 6050 Top View ...

Page 16: ...1 for the Jumper allocations Jumper Table The jumper settings are schematically depicted in this manual as follows Jump Function List Jump Function Remark J1 DC Jack 12V Input J2 Audio Jack Line_Out Mic Follow CTIA Specification Please do not use JP9 and J2 at the same time J3 Mini DP Connector 1 J4 Mini DP Connector 2 J5 USB 2 0 Connector J6 USB 2 0 Connector J7 RJ45 1 I210 LAN Connector J8 RJ45 ...

Page 17: ...2 0 J20 DDR3L SO DIMM Socket Non ECC Support DDR3L 1333 1600 J21 J23 External USB 3 0 Pin HDR J22 J24 External USB 3 0 Pin HDR J25 Front Panel Pin HDR 4x2 pin header Pitch 2 0mm J26 LVDS Backlight Power Pin HDR J27 LVDS Connector JP1 Watch Dog Timer Enable JP2 General Purpose Output Voltage Selection JP3 CMOS CLEAR JP4 Panel Backlight Enable Selection JP5 Panel Voltage Selection JP6 S0 State Led J...

Page 18: ...de 18 SW1 AT Mode or ATX Mode Selection JP1 Watch Dog Timer Hardware Enable PIN No Signal Description 1 4 ON 2 3 ON ATX Mode 1 4 ON 2 3 OFF ATX Mode 1 4 OFF 2 3 ON ATX Mode 1 4 OFF 2 3 OFF AT Mode PIN No Signal Description 1 2 short Enable 1 2 open Disbale ...

Page 19: ...on JP3 CMOS Clear JP4 Panel Backlight Enable Selection PIN No Signal Description 1 2 short 5V 2 3 short 3 3V PIN No Signal Description 1 2 short Normal Operation 2 3 short Clear CMOS Content PIN No Signal Description 1 3 2 4 5V Active High 3 5 2 4 5V Active Low 1 3 4 6 12V Active High 3 5 4 6 12V Active Low ...

Page 20: ... Guide 20 JP5 Panel Voltage Selection JP6 S0 State LED JP8 Mic in LEFT Channel and Mic in Right Jumper PIN No Signal Description 1 3 short 3 3V 3 5 short 5V 3 4 short 12V PIN No Signal Description 1 3 3V 2 Gnd PIN No Signal Description 1 MIC_R 2 MIC_L ...

Page 21: ...commend a When using J2 for Mic out function please use jumper shunt to short JP8 Pin 1 and Pin 2 b When Using JP9 for Mic out function please do not short JP8 c Please do not use JP9 and J2 at the same time PIN No Signal Description 1 MIC_L 2 LINE_IN_L 3 GND 4 LINE_IN_R 5 LINE_OUT_L 6 GND 7 LINE_OUT_R 8 MIC_R ...

Page 22: ...twell 2016 NANO 6050 User s Guide 22 J10 ATX 4 Pin Power Connector J11 SMBus Pin HDR PIN No Signal Description PIN No Signal Description 1 GND 2 GND 3 12V 4 12V PIN No Signal Description 1 SMB_CLK 2 NC 3 GND 4 SMB_DATA 5 3 3V ...

Page 23: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 23 J12 RS232 422 485 Pin HDR PIN No Signal Description 1 DCD 1 DT 2 RXD 1 DT 3 TXD 1 422R 4 DTR 1 422R 5 GND 6 DSR 1 7 RTS 1 8 CTS 1 9 RI 10 NC ...

Page 24: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 24 J13 LPC Pin HDR PIN No Signal Description 1 LAD0 2 3V 3 LAD1 4 PLTRST 5 LAD2 6 LFRAME 7 LAD3 8 LPCCLK 9 NC 10 GND ...

Page 25: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 25 J14 SATA Power Connector J15 Battery Connector PIN No Signal Description 1 12V 2 GND 3 GND 4 5V PIN No Signal Description 1 3V 2 GND ...

Page 26: ...yright Portwell 2016 NANO 6050 User s Guide 26 J16 GPIO Pin HDR Note GPO Operating Voltage can be switched by JP2 PIN No Signal Description 1 GPI 0 2 GPO 0 3 GPI 1 4 GPO 1 5 GPI 2 6 GPO 2 7 GPI 3 8 GPO 3 9 GND 10 5V ...

Page 27: ... User s Guide 27 J25 Front Panel Pin HDR J26 LVDS Backlight Power Pin HDR PIN No Signal Description 1 VCC5 2 SATA_LED 3 5V 4 Buzzer 5 Reset 6 GND 7 GND 8 Power On PIN No Signal Description 1 5V 2 Backlight Control 3 12V 4 GND 5 Backlight Enable ...

Page 28: ...VDSA_DATA0 4 LVDSA_DATA 0 5 LVDSA_DATA1 6 LVDSA_DATA 1 7 LVDSA_DATA2 8 LVDSA_DATA 2 9 LVDSA_DATA3 10 LVDSA_DATA 3 11 LVDSA_CLKP 12 LVDSA_CLKN 13 DDC_SCL 14 DDC_SDA 15 GND 16 GND 17 LVDSB_DATA0 18 LVDSB_DATA 0 19 LVDSB_DATA1 20 LVDSB_DATA 1 21 LVDSB_DATA2 22 LVDSB_DATA 2 23 LVDSB_DATA3 24 LVDSB_DATA 3 25 LVDSB_CLKP 26 LVDSB_CLKN 27 N C 28 N C 29 GND 30 GND ...

Page 29: ...clude stdio h include stdlib h include conio h include dos h define EC_DATA 0x62 define EC_CMD 0x66 define EC_CMD_READ 0x80 define EC_CMD_WRITE 0x81 define WDT_MODE 0x06 WDT Select mode define WDT_MIN 0x07 Minute mode counter define WDT_SEC 0x08 Second mode counter Use port 62 and port 66 to access EC command data static intIBF_Check ...

Page 30: ... do pw_udelay 20 delay 20 us outportb EC_CMD IBF_status while IBF_status 0x02 return 1 static intOBF_Check unsigned char OBF_status do pw_udelay 20 delay 20 us OBP_status inportb EC_CMD while OBF_status 0x01 return 1 static void Write_EC unsigned char index unsigned char data IBF_Check ...

Page 31: ...ck outportb EC_DATA index IBF_Check outportb EC_DATA data static unsigned char Read_EC unsigned char address unsigned char data IBF_Check outportb EC_CMD EC_CMD_READ IBF_Check outportb EC_DATA address OBF_Check data inportb EC_DATA return data void EC_WDT_Trigger WDT Counter Write_EC WDT_SEC 0x05 ...

Page 32: ...Write_EC WDT_MIN 0x05 0x01 is second mode 0x03 is minute mode Write_EC WDT_MODE 0x01 Write_EC b wdt ec count_m_addr 0xFF b wdt ec timeout Write_EC b wdt ec cfg_addr 0xFF 0x03 WDTCFG 1 0 11 int main inti EC_WDT_Trigger for i 0 i 5 i printf Reset counter d n 5 i delay 1000 return 0 ...

Page 33: ...trol Command Example C Language include stdio h include stdlib h include conio h include dos h define EC_DATA 0x62 define EC_CMD 0x66 define EC_CMD_READ 0x80 define EC_CMD_WRITE 0x81 define GPIO_DIR 0x2B define GPIO_DATA 0x2C static void Write_EC unsigned char index unsigned char data ...

Page 34: ...0 outportb EC_CMD EC_CMD_WRITE delay 100 outportb EC_DATA index delay 100 outportb EC_DATA data static unsigned char Read_EC unsigned char address unsigned char data delay 100 outportb EC_CMD EC_CMD_READ delay 100 outportb EC_DATA address delay 100 data inportb EC_DATA ...

Page 35: ...ANO 6050 GPIO TEST Program v1 0 n printf Please short the following pins with 2 0mm pitched jumper on J10 n printf PIN 1 3 5 7 is input PIN 2 4 6 8 is output n printf GPIO1 GPIO5 n printf GPIO2 GPIO6 n printf GPIO3 GPIO7 n printf GPIO4 GPIO8 n printf GND xxxxVcc PWR GND pins DO NOT short them n n printf Test Begins n ...

Page 36: ...t In Out mode Port 1 4 In mode 5 8 Out mode Write_EC GPIO_DIR 0x0F Set Port 5 8 Low Write_EC GPIO_DATA 0x0F sleep 1 d2 Read_EC GPIO_DATA printf GPIO_DATA x n d2 if d2 0x01 0 printf GPIO70 GPIO74 test ok pull low n else printf GPIO70 GPIO74 test fail pull high n if d2 0x02 0 ...

Page 37: ...75 test ok pull low n else printf GPIO71 GPIO75 test fail pull high n if d2 0x04 0 printf GPIO72 GPIO76 test ok pull low n else printf GPIO72 GPIO76 test fail pull high n if d2 0x08 0 printf GPIO73 GPIO77 test ok pull low n else printf GPIO73 GPIO77 test fail pull high n return 0 ...

Page 38: ...ides 1 x 204 pin SO DIMM sockets which supports DDR3L non ECC memory The maximum memory can be up to 8GB Memory clock and related settings can be detected by BIOS via SPD interface Watch out the contact and lock integrity of memory module with socket it will impact on the system reliability Follow normal procedures to install memory module into memory socket Before locking make sure that all modul...

Page 39: ...tach cables to existing peripheral devices and secure it WARNING Please ensure that mother board is properly inserted and fixed by mechanism Note Please refer to section 6 3 1 to 6 3 4 to install INF Graphic LAN 6 3 1 Chipset Component Driver NANO 6050 uses state of art Intel Broadwell U Soc It s a new chipset that some old operating systems might not be able to recognize To overcome this compatib...

Page 40: ...mbination makes NANO 6050 an excellent performance hardware Drivers Support Please find the Graphic driver in the NANO 6050 CD title The driver supports Windows 8 6 3 3 Intel LAN I210IT I218LM Gigabit Ethernet Controller Intel I210IT Gigabit Ethernet controller and 1x RJ45 connectors on rear I O Intel I218LM Gigabit Ethernet controller and 1x RJ45 connectors on rear I O Drivers Support Please find...

Page 41: ... on the screen press ESC or DELETE key will enter BIOS setup screen Press ESC or DELETE to enter SETUP If the message disappears before responding and still wish to enter Setup please restart the system by turning it OFF and On or pressing the RESET button It can be also restarted by pressing Ctrl Alt and Delete keys on keyboard simultaneously Press F1 to Run General Help or Resume The BIOS setup ...

Page 42: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 42 7 2 1 Main Use this menu for basic system configurations such as time date etc ...

Page 43: ...ell 2016 NANO 6050 User s Guide 43 Feature Description Options System Date The date format is Day Month Date Year Use or to configure system Date System Time The time format is Hour Minute Second Use or to configure system Time ...

Page 44: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 44 7 2 2 Configuration Use this menu to set up the items of special enhanced features ...

Page 45: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 45 CUP Configuration CPU Configuration Parameters ...

Page 46: ...E Linux 9 2 RedHat Enterprise 3 Update 3 Disabled Enabled Intel Virtualization Technology When enabled a VMM can utilize the additional hardware capabilities provided by Vander pool Technology Disabled Enabled EIST Enabled Disabled Intel Speedstep Disabled Enabled CPU C states Enabled Enable or disable CPU C state Disabled Enabled Enhanced C1 state Enhanced C1 state Disabled Enabled CPU C3 Report ...

Page 47: ...abled Package C state demotion Enable Package C state demotion Disabled Enabled C1 state auto un demotion Un demotion from Demoted C1 Disabled Enabled C3 state auto un demotion Un demotion from Demoted C3 Disabled Enabled Package C state un demotion Enable Package C state un demotion Disabled Enabled C state Pre Wake Enable or disable C state Pre Wake feature Disabled Enabled CFG lock Configure MS...

Page 48: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 48 Chipset Configuration Configure Chipset feature ...

Page 49: ... Above 4GB MMIO BIOS assignment Enabled Disabled above 4GB Memory MappedIO BIOS assignment Enabled Disabled Azalia Control Detection of the Azalia device Disabled Azalia will be unconditionally disabled Enabled Azalia will be unconditionally enabled Enabled Disabled Port 80h Redirection Control where the Port 80h cycles are sent LPC Bus PCIE Bus ...

Page 50: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 50 AMT Configuration Configure Active Management Technology Parameters ...

Page 51: ...ment Technology BIOS Extension Note iAMT H W is always enabled This option just controls the BIOS extension execution If enabled this requires additional firmware in the SPI device Disabled Enabled Un Configure ME OEMFlag Bit 15 Un Confugure ME without password Disabled Enabled Disable ME Set ME to Soft Temporary Disabled Disabled Enabled ...

Page 52: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 52 LAN Configuration Configuration Onboard LAN device ...

Page 53: ... PXE Rom Disable Not launch Rom Enable Force launch Rom Auto Auto detect LAN cable status to Enable Disable Rom initial Disable Enable Auto Intel LAN I210 Controller Enable or disable Intel LAN I210 Disabled Enabled Wake on LAN Enable or disable integrated LAN to wake the system The Wale On LAN cannot be disabled if ME is on at Sx state Enabled Disabled Launch Legacy PXE Rom Launch Legacy PXE Rom ...

Page 54: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 54 Graphics Configuration Configuration Graphic Settings ...

Page 55: ...512M 1024M 2016M DVMT Total Gfx Mem Select DVMT5 0 Total Graphic Memory size used by the Internal Graphic Device 128M 256M MAX Primary IGFX Boot Display Select the Video Device which will be activated during POST This has no effect if external graphics present Secondary boot display selection will appear based on your selection VBIOS Default Mini DP Port1 Mini DP Port2 LVDS Active LFP Select the A...

Page 56: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 56 PTN3460 LVDS Configuration PTN3460 LVDS Help ...

Page 57: ...rent use 640x480 800x480 800x600 1024x768 1280x800 1280x1024 1366x768 1440x900 1920x1080 Color depth and data format Select color depth and data format VESA 24 bpp JEIDA 24 bpp VESA and JEIDA 18 bpp Channel Mode Select LVDS Channel Mode Single Channel Dual Channel Clock Mode Select clock output for LVDS Even Bus Odd Bus Both Buses ...

Page 58: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 58 PCI PCIE Configuration PCI PCI X and PCI Express Settings ...

Page 59: ...ide and SB side of the DMI Link Disabled Enabled DMI Link Extended Synch Control The control of Extended Synch on SB side of the DMI Link Disabled Enabled PCIE Root Port Function Swapping Enable or Disable PCI Express PCI Express Root Port Function Swapping Disabled Enabled Subtractive Decode Enabled Enable or disable PCI Express Subtractive Decode Disabled Enabled Subtractive Decode Port Select P...

Page 60: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 60 Mini PCI Express Root Port Mini PCI Express Root Port Settings ...

Page 61: ... Guide 61 Feature Description Options PCI Express Root Port Control the PCI Express Root Port Disabled Enabled ASPM PCI Express Active State Power Management settings Disabled L0s L1 L0sL1 Auto PCIe Speed Select PCI Express port speed Auto Gen 1 Gen 2 ...

Page 62: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 62 SATA Configuration SATA Device Options Settings ...

Page 63: ...rt has a Mechanical Presence Switch Note Requires hardware support Disabled Enabled External SATA External SATA Support Disabled Enabled SATA Device Type Identify the SATA port is connected to Solid State Drive or Hard Disk Drive Hard Disk Drive Solid State Drive Port 1 Enable or Disable SATA Port Disabled Enabled Hot Plug Enabled Designates this port as Hot luggable Disabled Enabled Mechanical pr...

Page 64: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 64 USB configuration USB Configuration Parameters ...

Page 65: ...O option disables legacy support if no USB devices are connected DISABLE option will keep USB devices available only for EFI applications Enabled Disabled Auto XHCI Legacy Support Enable Disable XHCI Controller Legacy support Enabled Disabled USB Mass Storage Driver Support Enable Disable USB Mass Storage Driver Support Disabled Enabled ...

Page 66: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 66 PCH USB Configuration PCH USB Configuration ...

Page 67: ...rt Auto Auto Enabled Disabled BTCG Enabling disabling trunk clock gating Enabled Disabled USB Port 0 Enable Disable USB port Disabled Enabled USB Port 1 Enable Disable USB port Disabled Enabled USB Port 2 Enable Disable USB port Disabled Enabled USB Port 3 Enable Disable USB port Disabled Enabled USB Port 4 Enable Disable USB port Disabled Enabled USB Port 5 Enable Disable USB port Disabled Enable...

Page 68: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 68 Power Control Configuration System Power Control Configuration Parameters ...

Page 69: ... SUSPEND button is pressed Suspend Disabled S3 Suspend to RAM Wake on Ring Enable Disable GPIO Wake On Ring function Disabled Enabled RTC Wakeup Enabled Enable or disable System wake on alarm event Enabled system will wake on the hr min sec specified Disabled Turn off RTC Wakeup Disabled Enabled Wake up day Select 0 for daily system wake up 1 31 for which day of the month that you would like the s...

Page 70: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 70 EC Configuration System EC Chip Parameters ...

Page 71: ...ble Serial Port COM Disabled Enabled UART Mode Set Current UART MODE RS232 RS485 RS485 RS422 RS232 RS485 HALF DUFLEX RS485 422 FULL DUFLEX Watch Dog Timer Enabled Enable Disable Watch Dog Timer Disabled Enabled Timer Unit Select Timer count unit of WDT Second Minute Timer value Set WDT Timer value seconds minutes 20 ...

Page 72: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 72 H W Monitor Monitor hardware status ...

Page 73: ...ght Portwell 2016 NANO 6050 User s Guide 73 Serial Port Console Redirection Serial Port Console Redirection Feature Description Options Console Redirection Enable Console Redirection Enable or Disable Disabled Enabled ...

Page 74: ...ll 2016 NANO 6050 User s Guide 74 Console Redirection Settings The settings specify how the host computer and remote computer which the user is using will exchange data Both computers should have the same or compatible settings ...

Page 75: ... parity bit is always 1 Space Parity bit is always 0 Mark and Space Parity do not allow for error detection They can be used as an additional data bit None Even Odd Mark Space Stop Bits Stop bits indicate the end of a serial data packet A start bit indicates the beginning The standard setting is 1 stop bit Communication with slow devices may require more than 1 stop bit 1 2 Flow Control Flow contr...

Page 76: ...f Rows and Columns supported redirection 80x24 80x25 Putty keypad Select Function Key and Key Pad on Putty VT100 LINUX XTERM6 SCO ESCN VT400 Redirection After BIOS POST The Setting specify if Boot Loader is selected then Legacy console redirection is disable before booting to Legacy OS Default value always enable which means Legacy console Redirection is enable for Legacy OS Always Enable Boot Loa...

Page 77: ...O 6050 Copyright Portwell 2016 NANO 6050 User s Guide 77 7 2 3 Security This section lets you set security passwords to control access to the system at boot time and or when entering the BIOS setup program ...

Page 78: ...ser s Guide 78 Feature Description Options Password Check Mode Setup check password when enter setup screen Power on check password on every time system power on Setup Power On Administrator Password Set Administrator Password Create New Password ...

Page 79: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 79 7 2 4 Boot Use this menu to specify the priority of boot devices ...

Page 80: ...t Storage Control the execution of UEFI and Legacy Storage OpROM Do not launch UEFI Legacy Full screen Logo Enables or disables Quiet Boot option and Full screen Logo Disabled Enabled Post Report Post Report Support Enabled Disabled Disabled Enabled Summary Screen Summary Screen Support Enabled Disabled Disabled Enabled Fast Boot Enabled Enables or disables boot with initialization of a minimal se...

Page 81: ... USB port device will NOT be available before OS boot If Enabled al USB devices will be available in OS and post Disable Link Full Initial Partial Initial Network Stack Driver Support If Disabled Network Stack Driver will be skipped Disable Link Enabled Boot option filter This option controls Legacy UEFI ROMs priority Legacy only UEFI only Boot Option 1 Sets the system boot order Disabled ...

Page 82: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 82 Hard Drive BBS Priorities Set the order of the legacy devices in this group ...

Page 83: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 83 Feature Description Options Boot Option 1 Sets the system boot order Boot Option 2 Sets the system boot order ...

Page 84: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 84 7 2 5 Save Exitt ...

Page 85: ...ter saving the changes Discard Changes and Reset Reset system without saving any changes Restore Defaults Restore Load Default values for all the setup options Launch EFI Shell from filesystem device Attempts to Launch EFI Shell application Shell efi from one of the available filesystem devices Save configuration and reset Yes No ...

Page 86: ...on will primarily focus on system integration issues in terms of BIOS setting and OS diagnostics 8 1 Hardware Quick Installation ATX Power Setting Unlike other Single board computer NANO 6050 supports ATX 12V 4 Pin or DC 12V Power adaptor only Therefore there is no other setting that needs to be setup However there is ATX 4 Pin Connector J10 DC JACK J1 on the NANO 6050 board ...

Page 87: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 87 ATX 4 Pin Connector J10 DC Jack J ...

Page 88: ...TA Unlike IDE bus each Serial ATA channel can only connect to one SATA hard disk at a time The installation of Serial ATA is simpler and easier than IDE because SATA hard disk doesn t require setting up Master and Slave which can reduce mistake of hardware installation ...

Page 89: ...that you have a successful start with NANO 6050 it is recommended when going with the boot up sequence to hit Delete or Esc key and enter the BIOS setup menu to tune up a stable BIOS configuration so that you can wake up your system far well Loading the default optimal setting When prompted with the main setup menu please scroll down to Restore Defaults press Enter and select Yes to load default o...

Page 90: ...BIOS what am I supposed to do Answer You can switch off your power supply then find the JP3 to set it from 1 2 short to 2 3 short and wait 10 seconds to clean your password then set it back to 1 2 short to switch on your power supply JP3 CMOS Setting Jumper Setting Describe 1 2 Short Normal Operation Default 2 3 Short Clean CMOS ...

Page 91: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 91 ...

Page 92: ...an existing Company email address that you check regularly http www portwell com tw member newmember php 2 Type in your User name and password and log in the download center 3 Select Search download and type the keyword NANO 6050 4 Find the BIOS page and download the ROM file and flash utility 5 Unzip file to bootable USB flash drive which can boot to dos mode Then execute the update bat It will s...

Page 93: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 93 a cd update to access the root folder b Key in update this command to run updating procedure ...

Page 94: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 94 7 Update procedure ...

Page 95: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 95 8 Complete the update ...

Page 96: ...Power off the system wait 10 sec and power on again to initial the BIOS 10 Press del key into the BIOS setup menu and switch to Save Exit page then select Restore Defaults option and press Yes then select Save Changes and Reset to finish all BIOS update processes ...

Page 97: ...NANO 6050 Copyright Portwell 2016 NANO 6050 User s Guide 97 ...

Page 98: ...display options while using NANO 6050 Answer The NANO 6050 does not support DVI display output It supports 1 1x dual channel 24bit LVDS on board connector via PTN3460 eDP to LVDS transmitter Need back light control support follow NANO 6050 design 2 2x mini DP connector from DP signal ...

Page 99: ...e please fill in the technical request form as below hyperlink and we will contact you as soon as possible http www portwell com tw support problem_report php Note Please visit our DownloadCenter to get the Catalog User manual BIOS and driver files http www portwell com tw support download_center php If you have other additional technical information or request which is not covered in this manual ...

Page 100: ...T is a brand new on line utility which innovated by Portwell PBT now is available for Portwell s premiere customers who are able to add customized BIOS logo andchange BIOS default settings on American Megatrends AMI BIOS Please contact Portwell for more information Portwell EC Auto Test Tool PECAT The Portwell EC Auto Test Tool PECAT is a brand new utility which innovated by Portwell PECAT now is ...

Page 101: ... Pin Count Interface Specification Revision 1 0 LPC http www intel com design chipsets industry lpc htm Universal Serial Bus USB Specification Revision 2 0http www usb org home PCI Specification Revision 2 3https www pcisig com specifications Serial ATA Specification Revision 3 0http www serialata org PCI Express Base Specification Revision 2 0https www pcisig com specifications ...

Reviews: