WEBS-1108A User Manual
41
3.3.3
Advanced Chipset Features
DRAM Clock/Drive Control
When select to “BySPD”, the DRAM timing parameters are set according to DRAM SPD (Serial
Presence Detect). When disabled, one can manually set the DRAM timing parameters through the
sub items below. Set to “BySPD” if not sure.
CAS Latency Time
Controls the latency between the SDRAM Read command and the time data actually becomes
available.
DRAM RAS# to CAS# Delay
Controls the latency between the DDR SDRAM active command and the read/write command.
DRAM RAS# Precharge
Controls the idle clocks after issuing a precharge command to the DDRSDRAM.
Precharge delay (tRAS)
Precharge Delay This setting controls the prechar ge delay, whic h determines the timing delay f or
DRAM precharge.
System Memory Frequency
Allow to choose different frequency of memory module.
Summary of Contents for WEBS-1108A
Page 1: ... 6 User Manual 1 6 Box PC User Manual Release Date Revision Sep 2009 V1 0 ...
Page 6: ... 6 User Manual 6 1 3 Dimensions Figure 1 1 Dimensions of the 6 ...
Page 7: ... 6 User Manual 7 Figure 1 2 Dimensions of the 6 ...
Page 8: ... 6 8 Figure 1 3 Dimensions of the 6 ...
Page 43: ...WEBS 1108A User Manual 43 3 3 4 Integrated Peripherals ...
Page 61: ...WEBS 1108A User Manual 61 ...
Page 62: ...WEBS 1108A User Manual 62 ...
Page 65: ...WEBS 1108A User Manual 65 ...
Page 66: ...WEBS 1108A User Manual 66 ...
Page 67: ...WEBS 1108A User Manual 67 Click FINISH A Driver Installation Complete ...
Page 69: ...WEBS 1108A User Manual 69 ...
Page 70: ...WEBS 1108AUser Manual 70 Click FINISH A Driver Installation Complete ...
Page 72: ...WEBS 1108A User Manual 72 ...
Page 73: ...WEBS 1108A User Manual 73 ...
Page 74: ...WEBS 1108A User Manual 74 Click FINISH A Driver Installation Complete ...