Level 3 Repair
Distribution, transmission, or infringement of any content or data from this document without Samsung’s written authorization is strictly prohibited.
Confidential and proprietary-the contents in this service guide subject to change without prior notice.
8-57
TP_REF_CLK_EN
TP_SYS_CLK_EN
C
3
3
1
L302
VUSB_IO_3.1V
R315
TP313
C354
CP_VSD1_1.2V
CP_VSD2_1.8V
1 A
3
B
2
GND
4
OUTY
VCC
5
U302
NL17SG32P5T5G
C
3
2
5
R301
CP_VSD2_1.8V
TP310
TP314
TP_RESET_N_RF
C
3
2
1
CP_VSD1_1.2V
TP_RESET_REQ_N
R300
C319
CP_VSD2_1.8V
R310
2 VBAT
_EN 5
7
_FLAG
C353
U303
GND 8
6
GS
ILIM
4
IN
1
NC
3
9
O
U
T
NC
R331
TP322
C
3
2
7
C316
C
3
2
6
TP_SYS_CLK_26M
V_BATT_CP
L
3
0
1
R317
VPLL_1.2V
L303
100
TP312
R329
C351
220nF
C
3
2
3
C
3
1
3
C342
TP316
C
3
1
4
L
3
0
0
VIO_1.2V
C
3
5
2
C
3
2
0
C
3
4
1
CP_VSD2_1.8V
C
3
2
8
TP_RESET300
TP328
TP320
C
3
1
7
C311
TP329
R334
R332
V_BATT_CP
TP330
R302
CP_VSD2_1.8V
R333
VUSB_PD_1.1V
V_BATT
VRTC_1.8V
CP_VSIM
C318
TP323
C
3
3
7
VPLL_1.2V
TP_CP_ON
TP326
CP_VSD2_1.8V
CP_VSD2_1.8V
TP324
TP325
USB_VBUS_CP_4.9V
C
3
3
4
R
3
1
1
C
3
3
8
C343
TH300
VUSB_PD_1.1V
TP321
R318
VRTC_1.8V
C
3
3
0
C
3
3
3
C
3
3
9
C
3
1
2
U6
TMS
DI3_RX_DAT
U7
DI3_RX_DATX
U8
SYSCLKEN
U9
CC_CLK
U14
V
D
D
_
IO
1
2
U
1
5
V
S
S
U
1
6
N
C
U
1
7
USIF1_CTS_N
U2
USIF1_RTS_N
U3
U4
TDO
TDI
U5
DI3_TX_DAT
T7
DI3_TX_DATX
T8
XRESET_N
T9
N
C
U
1
ALERT_N
U10
DPLUS
U11
HSIC_USB_STRB
U12
HSIC_USB_DATA
U13
V
D
D
_
U
S
B
_
P
D
T
1
5
USB_TUNE
T16
USB_DPLUS
T17
USIF1_RXD_MRST
T2
T3
USIF1_TXD_MTSR
TRST_N
T4
TRIG_IN
T5
TCK
T6
V
D
D
C
O
R
E
R
8
V
S
S
R
9
USIF1_SCLK
T1
V
D
D
_
D
IG
R
F
T
1
0
T11
DMINUS
V
D
D
_
S
IM
T
1
2
CC_IO
T13
CC_RST
T14
I2S2_WA0
R1
V
D
D
_
P
L
L
R
1
2
V
D
D
_
U
S
B
IO
R
1
6
USB_DMINUS
R17
I2S2_WA1
R2
N
C
R
4
RESET2_N
R5
HW_MON1
R6
V
D
D
_
U
S
B
_
A
N
A
P
1
4
V
B
U
S
P
1
6
USB_TEST
P17
I2S2_TX
P2
T_OUT1
P3
HW_MON2
P7
V
S
S
P
8
I2C1_SDA
P9
MMCI1_CD
N5
CLKOUT0
N8
V
P
P
N
9
I2S2_RX
P1
CLKOUT2
P10
V
S
S
_
P
L
L
P
1
1
SYS_CLK
P12
MIPI_HSI_RX_WAKE
P13
V
D
D
_
IO
1
8
N
1
1
MIPI_HSI_TX_DATA
N12
MIPI_HSI_RX_DATA
N13
V
S
S
_
U
S
B
N
1
4
USB_ID
N16
V
D
D
_
R
T
C
N
1
7
I2S2_CLK1
N2
T_OUT0
N4
M3
MMCI1_CLK
M4
MMCI1_DAT_2
MMCI1_DAT_0
M5
MMCI1_DAT_3
M6
EINT2
M8
EINT1
M9
I2S2_CLK0
N1
I2C1_SCL
N10
L
8
ETM11_TRACEPKT5
L9
ETM11_TRACEPKT0
M1
M13
MIPI_HSI_TX_WAKE
MIPI_HSI_RX_FLG
M14
MIPI_HSI_TX_RDY
M15
V
S
S
_
R
T
C
M
1
6
OSC32K
M17
MMCI1_DAT_1
M2
V
S
S
L
1
4
V
S
S
L
1
6
F32K
L17
L2
ETM11_TRACEPKT3
ETM11_TRACEPKT2
L4
L5
ETM11_TRACEPKT6
MMCI1_CMD
L7
V
D
D
_
M
M
C
TM_EN
ETM11_TRACEPKT4
K5
ETM11_TRACECLK
K7
V
D
D
_
IO
1
8
K
8
V
D
D
C
O
R
E
K
9
L1
ETM11_TRACEPKT1
V
S
S
L
1
0
MIPI_HSI_TX_FLG
L11
MIPI_HSI_RX_RDY
L13
K
1
1
V
D
D
_
IO
1
8
V
S
S
K
1
3
V
D
D
C
O
R
E
K
1
4
V
D
D
_
M
IP
I
K
1
6
MEM_WAIT_N|C2C_WAKEREQ_IN
K17
K2
RESET_BB_N
REF_CLK_EN
K3
K4
V
D
D
_
IO
1
8
|V
D
D
_
E
B
U
IO
ON2_N
J2
J3
RESET_PWRDWN_N
M4
J4
M3
J5
M2
J6
V
S
S
J
8
K1
ETM11_TRACEPKT7
EINT3
K10
VREF
J1
J
1
1
V
S
S
MEM_AD_14|C2C_TX_D_14
J12
J13
MEM_CS1_N|C2C_NC
MEM_CS0_N|C2C_NC
J14
MEM_A_18|C2C_NC
J15
MEM_A_16|C2C_NC
J16
J
1
7
MEM_CS2_N|C2C_NC
H14
MEM_A_17|C2C_NC
H16
MEM_A_15|C2C_RX_D_15
H17
ON1
H2
A
G
N
D
H
3
M1
H6
RESERVED
H8
V
D
D
C
O
R
E
H
9
MEM_A_14|C2C_RX_D_14
G17
V
P
M
U
G
2
V
S
S
G
8
G9
MEM_AD_2|C2C_TX_D_2
V
U
S
B
_
IO
H
1
H10
MEM_AD_10|C2C_TX_D_10
MEM_AD_0|C2C_TX_D_0
H11
MEM_CS3_N|C2C_NC
H13
MEM_AD_4|C2C_TX_D_4
F9
V
S
IM
G
1
MEM_ADV_N|C2C_NC
G10
MEM_AD_1|C2C_TX_D_1
G11
G13
MEM_BE1_N|C2C_NC
MEM_BE0_N|C2C_NC
G14
MEM_A_19|C2C_NC
G15
MEM_BC3_N|C2C_RX_CLK_1
G16
V
S
S
F
1
4
V
D
D
_
IO
1
8
|V
D
D
_
E
B
U
IO
F
1
5
MEM_BC1_N|C2C_NC
F16
MEM_A_13|C2C_RX_D_13
F17
V
U
S
B
_
A
N
A
F
2
F
3
V
D
D
_
V
B
A
T
_
P
M
U
VRTC
F4
TRIG_B
F6
MEM_A_20|C2C_NC
E16
MEM_A_12|C2C_RX_D_12
E17
FSS
E3
V
S
S
_
P
M
U
E
4
MEM_AD_5|C2C_TX_D_5
E8
E9
MEM_AD_6|C2C_TX_D_6
V
S
S
_
S
D
1
F
1
MEM_AD_15|C2C_TX_D_15
F13
ANAMON
MEM_AD_3|C2C_TX_D_3
D8
V
S
S
D
9
SD1_SW
E1
V
D
D
C
O
R
E
E
1
0
MEM_AD_8|C2C_TX_D_8
E11
V
D
D
C
O
R
E
_
E
B
U
E
1
2
E
1
3
V
D
D
C
O
R
E
MEM_RAS_N|C2C_NC
E14
D10
D11
MEM_AD_11|C2C_TX_D_11
MEM_AD_12|C2C_TX_D_12
D12
D13
MEM_AD_13|C2C_TX_D_13
V
S
S
D
1
4
MEM_A_21|C2C_NC
D16
MEM_A_11|C2C_RX_D_11
D17
SD1_FB
D3
D4
C16
MEM_A_22|C2C_NC
MEM_A_10|C2C_RX_D_10
C17
C2
SD2_FB
V
D
D
_
V
S
D
2
C
3
V
U
S
B
_
P
D
C
4
MEM_A_7|C2C_RX_D_7
C9
SD1_SW
D1
MEM_AD_7|C2C_TX_D_7
MEM_A_9|C2C_RX_D_9
B17
B
4
V
IO
_
1
2
DSP_AUDIO_IN1
B6
MEM_CAS_N|C2C_NC
B7
FWP
B8
MEM_A_6|C2C_RX_D_6
B9
V
D
D
_
V
B
A
T
_
S
D
1
C
1
MEM_A_5|C2C_RX_D_5
C12
V
S
S
_
S
D
2
B
1
MEM_BC2_N|C2C_RX_CLK_0
B10
B
1
1
V
D
D
_
IO
1
8
|V
D
D
_
E
B
U
IO
MEM_WR_N|C2C_NC
B12
MEM_RD_N|C2C_NC
B13
MEM_CKE|C2C_WAKEREQ_OUT
B14
MEM_BFCLKO_0|C2C_NC
B15
MEM_A_23|C2C_NC
B16
SD2_SW
A2
SD2_SW
A3
V
D
D
_
V
B
A
T
_
S
D
2
A
4
A
5
V
P
L
L
FCDP_RBN
A6
A7
MEM_AD_9|C2C_TX_D_9
MEM_A_4|C2C_RX_D_4
A8
MEM_A_3|C2C_RX_D_3
A9
N
C
MEM_A_2|C2C_RX_D_2
A10
MEM_A_1|C2C_RX_D_1
A11
MEM_BC0_N|C2C_NC
A12
A13
MEM_A_0|C2C_RX_D_0
MEM_SDCLKO|C2C_TX_CLK_0
A14
MEM_BFCLKO_1|C2C_TX_CLK_1
A15
MEM_A_8|C2C_RX_D_8
A16
N
C
A
1
7
UCP300
N
C
1
N
C
2
A
1
C
3
2
9
TP_CALL_MCLK
C
3
2
2
TP327
C
3
3
6
C
3
4
0
C
3
3
5
C350
100nF
R330
470K
TP318
V_BATT_CP
RESET300
VUSB_IO_3.1V
CP_VSD1_1.2V
CP_VSD1_1.2V
CP_VSIM
C
3
2
4
C
3
1
5
TP_RESET_ALL
C
3
3
2
TP317
CP_VSD2_1.8V
VPLL_1.2V
VRTC_1.8V
R335
R336
VIO_1.2V
ALS_INT
ACTIVE_STATE_HSIC
HW_MON1
HW_MON2
DSP_AUDIO_IN1
TRIG_IN
GPS_CLK_EN
DI3_TX_DAT
DI3_TX_DATX
DI3_RX_DAT
DI3_RX_DATX
REC_PCM_IN
REC_PCM_OUT
REC_PCM_SYNC
REC_PCM_CLK
SIM_DETECT
IPC_HOST_WAKEUP
IPC_SLAVE_WAKEUP
32KHZ_CP
SPEECH_PCM_SYNC
SPEECH_PCM_OUT
CP_DUMP_INT
SPEECH_PCM_IN
SPEECH_PCM_CLK
SUSPEND_REQUEST_HSIC
CP_RXD
CP_TXD
HSPA_ACTIVE
TMS_CP
TCK_CP
TDI_CP
TDO_CP
TRST_N_CP
RTCK_CP
AP_DUMP_INT
RESET_PWRDWN_N
HSIC_STROBE
HSIC_DATA
CP_ON
CP_PMU_RST
RESET_PWRDWN_N
DSP_AUDIO_IN1
PDA_ACTIVE
RESET_REQ_N
V
S
D
2
_
G
N
D
V
S
D
1
_
G
N
D
DDRCS_1
VSD2_VBATT
VSD2_GND
VSD1_GND
SIM_RST
SIM_IO
HW_MON2
HW_MON1
REF_CLK_EN
SYS_CLK_EN
RESET_N_RF
CP_D-
CP_D+
TRIG_IN
SYS_CLK_26M
CP_A1(10)
CP_A1(11)
CP_A1(12)
DDR_BA0
DDR_BA1
DDR_DQM0
DDR_DQM1
DDR_DQS0
DDR_DQS1
DDRCLK_M
DDRCLK_P
DDRCKE_1
DDR_CAS
DDR_RAS
DDR_WE
SIM_CLK
CP_D1(2)
CP_D1(3)
CP_D1(4)
CP_D1(5)
CP_D1(6)
CP_D1(7)
CP_D1(8)
CP_D1(9)
CP_D1(10)
CP_D1(11)
CP_D1(12)
CP_D1(13)
CP_D1(14)
CP_D1(15)
CP_A1(0:12)
CP_A1(0)
CP_A1(1)
CP_A1(2)
CP_A1(3)
CP_A1(4)
CP_A1(5)
CP_A1(6)
CP_A1(7)
CP_A1(8)
CP_A1(9)
CP_D1(0)
CP_D1(0:15)
CP_D1(1)
V
S
D
2
_
V
B
A
T
T
V
S
D
2
_
G
N
D
V
S
D
1
_
G
N
D
1
6
V
S
P
I
LB_TX
S
S
1
5
TRX1
3
2
TRX2
TRX3
1
20
TRX4
TRX5
19
18
TRX6
V
D
D
1
7
G
N
D
G
N
D
5
G
N
D
7
G
N
D
9
1
0
G
N
D
1
2
G
N
D
G
N
D
2
1
6
HB_TX
8
F100
ANT
11
1
4
C
L
K
D
R
W
1
3
4
C137
C
1
8
1
C136
C112
4
2
1
3
OSC100
C142
C
1
7
6
BOTHHOLE101
L109
C162
C139
C148
C
1
4
5
C116
L121
VCC_2.8V_AP
C
1
2
4
VR100
L101
L114
ANT102
1
1
2
2
1
1
2
2
ANT103
R
1
0
4
L133
R103
VDD_2V5_SUE2
BOTHHOLE102
C115
RX_B8
RX_GSM1800
18
19
RX_GSM1800
9
TX_B1
7
TX_B2
3
TX_B5
1
TX_B8
5
2
RX_B1
14
15
RX_B1
RX_B2
16
17
RX_B2
RX_B5
20
21
RX_B5
RX_B8
22
23
G
N
D
G
N
D
6
G
N
D
8
G
N
D
1
0
1
1
G
N
D
1
3
G
N
D
2
4
G
N
D
5
1
N
C
N
C
G
N
D
G
N
D
4
0
4
1
G
N
D
G
N
D
4
2
4
3
G
N
D
4
5
G
N
D
G
N
D
5
4
7
G
N
D
4
9
3
2
3
3
G
N
D
G
N
D
3
4
G
N
D
4
3
5
G
N
D
G
N
D
3
6
G
N
D
3
7
G
N
D
3
8
3
9
2
2
5
G
N
D
G
N
D
2
6
2
7
G
N
D
G
N
D
2
8
2
9
G
N
D
3
0
G
N
D
3
1
G
N
D
G
N
D
A
N
T
_
B
1
1
2
A
N
T
_
B
2
5
0
A
N
T
_
B
5
4
6
A
N
T
_
B
8
4
4
A
N
T
_
G
S
M
1
8
0
0
4
8
G
N
D
VOUT_CHARGER
VDD_1V8_SUE2
F101
C191
C
1
7
7
C127
C166
C129
VPAM_VCC
C
1
8
7
C130
L106
TP_100
BOTHHOLE104
L134
C
1
4
7
C140
VPAM_VCC
C168
C114
C117
C104
C170
VOUT_CHARGER
C109
VCMOS
C153
C101
C
1
8
6
VDD_2V65_SUE2
VDD_2V85_SUE2
C122
C
1
8
8
L103
L112
L129
VDD_1V8_SUE2
L105
C138
L126
C119
C
1
7
8
4
L118
RFS101
A
2
1
C
3
G
G
C4
L
X
2
D
1
PGND
D2
D
3
L
X
1
SPI_CLK
D4
A
4
L
X
3
A
B
1
VDD_IO
B2
CLK_ON
B3
SPI_SS
B4
C
1
V
P
W
R
V
S
N
S
_
1
V
8
C
2
V
S
N
S
_
1
V
2
C
3
SPI_DRW
NC
1
NC
2
A
1
V
S
N
S
_
2
V
8
5
O
U
T
_
3
B
A
2
AGND
A3
V
A
N
A
M3
RD_L2
M4
RD_L2X
M5
RD_M
M6
RD_MX
G
N
D
M
7
M8
GPO4
M9
GPO5
U104
G
N
D
L
9
V
D
D
1
V
8
_
R
X
D
C
O
M1
NC
M10
GPO6
PA_BIAS
M11
M12
PA_RAMP
M13
NC
M
2
G
N
D
G
N
D
L
1
3
V
D
D
1
V
8
_
R
F
C
L
2
V
D
D
1
V
8
_
R
C
R
F
L
3
G
N
D
RD_L1
L4
L5
RD_L1X
L6
RD_H
RD_HX
L7
L
8
CLK_ON
K2
RX_H1X
K
5
G
N
D
K
6
G
N
D
V
D
D
1
V
8
_
R
X
P
L
L
K
9
L1
RX_H2X
L
1
0
V
D
D
2
V
5
_
R
F
C
G
N
D
L
1
1
L
1
2
J
6
J
7
G
N
D
J
8
V
D
D
2
V
5
_
R
X
D
C
O
J
9
G
N
D
RX_H2
K1
K
1
0
G
N
D
K11
GPO7
K12
RESET_N
K13
J
1
0
G
N
D
J11
GPO8
J12
FSYS3
J13
FSYS3_EN
J2
RX_H1
J
3
G
N
D
J
4
V
D
D
2
V
5
_
R
C
B
B
J
5
V
D
D
2
V
5
_
R
C
R
F
G
N
D
H13
FSYS2
H2
RX_M1X
G
N
D
H
3
H
4
G
N
D
G
N
D
H
5
H
6
G
N
D
H9
CEXT_RXPLL
J1
RX_M2X
G
5
V
D
D
1
V
8
_
R
C
L
O
G
6
G
N
D
G
N
D
G
7
G
8
G
N
D
G
N
D
G
9
H1
RX_M2
H
1
0
G
N
D
H12
FSYS2_EN
F
9
V
D
D
1
V
2
_
D
IG
G1
RX_L2X
G
N
D
G
1
0
G12
FSYS1
FSYS1_EN
G13
G2
RX_M1
G
3
G
N
D
G
4
G
N
D
F13
SYS_CLK
F2
RX_L1X
V
D
D
1
V
8
_
R
C
B
B
F
3
F
4
G
N
D
G
N
D
F
5
F
6
G
N
D
F
7
V
D
D
1
V
8
_
R
C
M
S
F
8
G
N
D
E
6
G
N
D
E7
GPO1
E
8
V
D
D
1
V
8
_
T
X
M
S
V
D
D
_
T
E
S
T
E
9
F1
RX_L2
F
1
0
G
N
D
F12
SYS_CLK_EN
D
9
G
N
D
E
1
G
N
D
V
D
D
IO
E
1
2
E13
REF_CLK_EN
E2
RX_L1
E3
VSPI
E4
SPI_SS
E
5
G
N
D
D
1
0
V
D
D
2
V
5
_
F
S
Y
S
D12
DI3_TX_DATX
DI3_RX_DATX
D13
D
2
V
D
D
1
V
8
_
F
B
R
D3
SPI_CLK
D4
SPI_DRW
D
5
V
D
D
1
V
8
_
T
X
L
O
D8
CEXT_TXPLL
C
3
G
N
D
C4
CEXT_TXMS
V
D
D
2
V
5
_
T
X
B
IA
S
C
5
C
6
V
D
D
2
V
5
_
T
X
D
C
O
C
7
G
N
D
C
8
G
N
D
C
9
V
D
D
1
V
8
_
D
IG
D1
PA_POW_DET
B5
GPO2
B8
MI2
B
9
D
2
B
_
O
U
T
PA_RF
C1
C
1
0
G
N
D
C
1
1
G
N
D
C12
DI3_TX_DAT
C13
DI3_RX_DAT
C
2
D
2
B
_
O
U
T
_
T
X
R
F
A8
MI1
A
9
V
D
D
B
A
T
B
1
V
D
D
B
A
T
_
T
X
R
F
B10
AFC_DAC
B11
XO_SUP
B12
XO_EXT
B
1
3
V
D
D
1
V
8
_
S
C
U
B
2
V
D
D
_
T
X
R
F
A13
NC
A2
PM_H
A
3
G
N
D
A4
PM_L
GPO3
A5
A
6
V
D
D
1
V
8
_
T
X
D
C
O
A
7
G
N
D
U100
1
NC
NC
2
NC
A1
A10
CEXT_DCXO
A11
XO
A12
XOX
C118
C149
TA100
L123
C111
L110
L107
C100
R101
5%
C
1
8
5
C133
C152
C
1
7
9
VDD_2V85_SUE2
C102
L108
C161
L122
C143
C141
C108
L
1
2
4
C110
VDD_1V2_SUE2
C164
VBAT_UE2
L115
BOTHHOLE100
C
1
8
0
L131
L113
C132
9
SPI_SS
V
B
A
T
1
8
1
6
V
C
C
V
C
C
2
1
2
0
V
C
M
O
S
V
S
P
I
1
4
3
8
HB_RFIN
15
LB_RFIN
NC
13
RF_OUT
17
11
SPI_CLK
SPI_DRW
10
SPI_GND
12
7
B4_TX
2
B5_TX
1
B8_TX
19
FB_AM
G
N
D
2
2
2
3
G
N
D
G
N
D
2
4
6
GSM_HB_TX
GSM_LB_TX
PAM100
B1_TX
5
4
B2_TX
CP_VSD2_1.8V
R106
C
1
2
5
L132
R105
VBAT_UE2
VBAT_RF
L117
L128
C121
TP_102
L120
C
1
4
4
D4
CC_P
D5
CP_OUT
V
B
A
T
T
2
D
6
TP_101
C
2
G
N
D
1
A
C
3
G
N
D
1
A
CC_N
C4
SDI_EN
C5
G
N
D
2
C
6
D1
CA_P
D
2
V
B
A
T
T
1
A
CA_N
D3
B1
L_OUTA
B
2
G
N
D
1
B
B3
CWELL
B4
SDI_CLK
SDI_DATA
B5
N
C
B
6
C1
L_OUTB
1
N
C
2
N
C
A1
CB_P
A
2
V
B
A
T
T
1
B
A3
CB_N
A4
SDI_VCC
V
O
U
T
_
F
B
A
5
VRAMP
A6
C169
U101
C135
C131
VBAT_UE2
BOTHHOLE105
C158
VOUT_CHARGER
C157
VDD_2V85_SUE2
C
1
8
4
C190
L119
C103
C165
L111
L116
VBAT_RF
C
1
4
6
C159
VDD_1V8_SUE2
VOUT_CHARGER
VDD_2V65_SUE2
C150
C128
U105
C123
VOUT_CHARGER
BOTHHOLE103
CP_VSD2_1.8V
C113
VCMOS
C126
VDD_1V2_SUE2
C
1
8
2
C151
5%
R102
ANT101
1
1
2
2
C
1
8
3
L127
VDD_2V5_SUE2
L104
ANT_COM
ADJ_DET_D
RD_CTRL3
ADJ_DET
RD_CTRL2
CLK_ON
SPI_CLK
SPI_SS
SPI_DRW
A2_NC1
D6_NC2
A2_NC1
VSPI
SPI_SS
SPI_DRW
SPI_CLK
PA_RAMP
SPI_DRW
SPI_SS
VSPI
PM_H
PM_L
D6_NC2
SPI_DRW
VSPI
PA_POW_DET
PA_RF
SPI_CLK
CLK_ON
SPI_CLK
SPI_SS
PA_POW_DET
VSPI
SPI_CLK
SPI_SS
SPI_DRW
PA_RF
PM_L
PM_H
GPS_CLK_26M
GPS_CLK_EN
DI3_RX_DAT
DI3_RX_DATX
DI3_RX_DATX
DI3_RX_DAT
DI3_TX_DAT
DI3_TX_DATX
PA_RAMP
RESET_N_RF
SYS_CLK_EN
REF_CLK_EN
SYS_CLK_26M