UP-3301US
CIRCUIT DESCRIPTION
– 59 –
6. Pseudo SRAM (Standard)
The device is a TOSHIBA 4MB SRAM (TC51V8512AFT 512K x 8bit)
with access time of 120ns.
6-1. CPU interface
The figure below shows a typical pseudo SRAM interface in the UP-
3301.
Fig. 8
6-2. Pseudo SRAM address
The standard pseudo SRAM is decoded as follows by the RASPN1 signal.
1
700000h ~ 7FFFFFh
The base signal is 2MB. Thus, it wraparounds with 600000H ~ 6FFFFFH
1MB.
The pseudo SRAM consists of 1 chip for respective even and odd num-
ber addresses. Both of word and byte access from CPU are available.
7. NOR-type flash memory
The NOR-type flash memory device is Sharp’s LH28F016SU flash
memory which consists of 512 K words x 16 or 1 MB x 8, with 16 blocks
of 64 KB.
7-1. CPU interface
The figure below shows a typical interface for the LH28F016SU of the
UP-3301 system.
Fig. 9
7-2. Device control
After resetting, the device automatically enters the array read mode and
perform the same action as the usual ROM, thus requiring no special
consideration when reading data.
Data can be written at high speed by using the page buffer.
8. SSP control
The UP-3301 uses flash memory in the place of a EPROM, so it is pos-
sible to rewrite the contents of the flash memory when changing the
program. However, since the existing MPCA8, it is also possible to use
the conventional SSP.
8-1. Operation
Like the MPCA7, the MPCA8 adopts the break address register com-
parison method for detecting addresses. The operation of this method
is briefly explained below.
The gate array always compares the break address register (BAR) built
in the gate array, with the address bus to monitor the address bus.
If both agree, the gate array outputs the NMI signal to the CPU, which in
turn shifts from normal handling to exception handling.
In both the MPCA7 and the MPCA8, SSP is achieved by the above
operation.
The setting of the break address register (BAR) is directly written in the
addresses from FFFF00h to FFFFFFh.
9. Interrupt control
There are roughly two types of interrupts:
9-1. Internal interrupts
Device interrupts built in the CPU are used for the following applications:
Table 8
9-2. External interrupts
The following types of external interrupts are available:
• NMI (SSP)
• IRQ0 (Standard I/O interrupt)
• IRQ1 (RS232 interrupt)
• IRQ2 (Used as SCK terminal)
• IRQ3 (Used as SCK terminal)
Odd side PSRAM
/OWR
A0
/HWR
/LWR
/RESET
/AS
/PCE1_O
/W3SWP
D7~D0
D15~D8
/WR
/CE
SD7~SD0
EVEN side PSRAM
Gate Array
RASPN1
A0
/RESET
/AS
/PCE1_E
/HWR
SD7~SD0
/WR
/CE
RASPN1E
RASPN1
/OE
.
/REFSH
RASPN1
or
RASPN2
/RD
/RESET
ISP
2032
/RASPN12
/PSREF
/PSRFO
ISP2032
H8/510
MPCA8
DATA
ADDRESS
HWR-
RD-
PORT64
PORT63
FROS1-
DQ0 ~ DQ15
A0 ~ A21
WE#
OE#
WP#
RY/BY#
RP#
CE0#
CE1#
VCC
VPP
BYTE#
3/5#
GND
LH28F
016SUT
RESET-
FYPON
NORDY
5V
/IPLON0
• Internal interrupts:
Controlled inside the CPU
• External interrupts: Input into the CPU from outside
Event factor
Application
SC11
Interrupt source as IR channel
SC12
Not used (SC1 is used for CKDC interface.)
FRT1
(ICI)
INTMCR ~ MCR interrupt (to FT11 terminal)
(OCRA)
(OCRB)
(OVF)
FRT2
(ICI)
Standard SHEN event (for CKDC)
(OCRA)
Simple IRC timer event
(OCRB)
RS232 timer event
(OVF)
System timer (53 ms)
TMR
(CMA)
(CMB)
(OVF)
WDT
(OVF)
Drawer open timer
A/D
Not used
NMI
SSP request
Summary of Contents for UP-3301
Page 91: ...UP 3301US PWB LAYOUT 89 CHAPTER 9 PWB LAYOUT 1 MAIN PWB A side ...
Page 92: ...UP 3301US PWB LAYOUT 90 B side 8 CUSTOMER DISPLAY PWB ...
Page 93: ...UP 3301US PWB LAYOUT 91 2 IR PWB 3 LCD PWB A Side B Side 4 INVERTER PWB A Side B Side ...
Page 94: ...UP 3301US PWB LAYOUT 92 5 MOTHER PWB 6 N F PWB 7 TOUCH PANEL PWB ...
Page 95: ...UP 3301US PWB LAYOUT 93 ...
Page 111: ......