C80 51 F 93 x/9 2x
Rev 0.7
19
5.10. IREF Connector (J7)
The C8051F930 Target Board also features a current-to-voltage 1 k
load resistor that may be connected to the
current reference (IREF0) output that can be enabled on port pin (P0.7). Install a shorting block on J7 to connect
port pin P0.7 of the target device to the load resistor. If enabled by software, the IREF0 signal is then routed to the
J2[8] and H1[2] connectors.
5.11. VREF and AGND Connector (J13, J14)
The C8051F930 Target Board also features 4.7 µF capacitor in parallel with a 0.1 µF that can be connected to
P0.0/VREF when using the Precision Voltage Reference. The capacitors are connected to P0.0/VREF when a
shorting block is installed on J13. Using the Precision Voltage Reference is optional since 'F93x-'F92x devices
have an on-chip High-Speed Voltage Reference.
The shorting block J14 allows P0.1/AGND to be connected to ground. This provides a noise-free ground reference
to the analog-to-digital Converter. The use of this dedicated analog ground is optional.
5.12. C2 Pin Sharing
On the C8051F930, the debug pins C2CK and C2D are shared with the pins RST and P2.7, respectively. The
target board includes the resistors necessary to enable pin sharing which allow the RST and P2.7 pins to be used
normally while simultaneously debugging the device. See Application Note “AN124: Pin Sharing Techniques for the
C2 Interface” at
for more information regarding pin sharing.
Summary of Contents for C8051F92 Series
Page 23: ...C8051F93x 92x Rev 0 7 23 7 Schematics Figure 12 C8051F930 Target Board Schematic Page 1 of 3 ...
Page 24: ...C8051F93x 92x 24 Rev 0 7 Figure 13 C8051F930 Target Board Schematic Page 2 of 3 ...
Page 25: ...C8051F93x 92x Rev 0 7 25 Figure 14 C8051F930 Target Board Schematic Page 3 of 3 ...
