2-5
BVP-900
BVP-900P
IC
A
B
A
B
= Y
Y
14
13
V
DD
GND
12
11
10
9
8
7
6
5
4
3
2
1
A
0
0
1
1
B
0
1
0
1
TYPE
74HC
74AC/74VHC
74HCT/74ACT
74LCX
V
DD
+
2 to
+
6V
+
2 to
+
5.5V
+
4.5 to
+
5.5V
+
2 to
+
3.6V
Y
1
0
0
0
0 ; LOW LEVEL
1 ; HIGH LEVEL
NOTE:
Y = A
+
B = A • B
C-MOS QUAD 2-INPUT NOR GATES
—TOP VIEW—
V
CC
(
+
5 V)
14
13
12
11
10
9
8
1
2
3
4
5
6
7
GND
S
D
0
1
0
1
1
1
0
1
; LOW LEVEL
; HIGH LEVEL
X
1
; DON'T CARE
; NONSTABLE
*
INPUTS
OUTPUTS
R
D
1
0
0
1
1
1
1
R
D
2
3
D
Q
Q
5
6
Q
Q
R
D
S
D
D
Q
Q
Q
R
D
S
D
D
S
D
4
13
R
D
12
11
D
Q
Q
9
8
S
D
10
TTL D-TYPE FLIP FLOP WITH DIRECT SET/RESET
Qn
+
1
1
0
1
*
1
0
Qn
Qn
+
1
0
1
1
*
0
1
Qn
CK
X
X
X
0
D
X
X
X
1
0
X
—TOP VIEW—
IC
Others, IC
74F74SJ (NS)FLAT PACKAGE
74LCX00MTCX (NS)
74LCX02MTCX (NS)FLAT PACKAGE
SN74HC02APW-E05 (TI)
1
2
3
4
8
7
6
5
V
CC (
+
5 V)
GND
—TOP VIEW—
1
2
4
3
1
2
4
3
—TOP VIEW—
PS2532-1
HCPL-0630-500
1
2
4
3
1
2
4
3
—TOP VIEW—
PS2701-1-E3
PS2701-1-E3-L
1
6
4
3
(NC)
—TOP VIEW—
OTHERS
TLP560J
A
B
A
B
Y =
Y
14
13
V
DD
GND
12
11
10
9
8
7
6
5
4
3
2
1
A
0
0
1
1
B
0
1
0
1
Y
1
1
1
0
0 ; LOW LEVEL
1 ; HIGH LEVEL
Y = A • B = A
+
B
C-MOS QUAD 2-INPUT NAND GATES
—TOP VIEW—
Summary of Contents for BVP-900 Series
Page 4: ......
Page 30: ......
Page 36: ......
Page 160: ......
Page 167: ......
Page 181: ......
Page 193: ......
Page 224: ......
Page 272: ......
Page 275: ......
Page 278: ......
Page 282: ......
Page 363: ......
Page 384: ......
Page 396: ......
Page 404: ......
Page 408: ......
Page 411: ......
Page 412: ......
Page 414: ......
Page 454: ......
Page 455: ......
Page 479: ......
Page 480: ......
Page 482: ......
Page 498: ......
Page 519: ......
Page 520: ......