47
HCD-XGR80
53
CLTV
I
Control voltage input for master VCO
54
FILO
O
Filter output for master PLL
55
FILI
I
Filter input for master PLL
56
PCO
O
Chage-pump output for master PLL
57
AVDD3
—
Powr supply (+3.3V)
58
VSS
—
Ground
59
VDD
—
Power supply (+3.3V)
60
DOUT
O
CD data output
61
LRCK
O
Not used (open)
62
PCMD
O
Not used (open)
63
BCK
O
Not used (open)
64
EMPH
O
Not used (open)
65
XVDD
—
Power supply (+3.3V)
66
XTAI
I
X’tal oscillator circuit input (16.9344MHz)
67
XTAO
O
X’tal oscillator circuit output (16.9344MHz)
68
XVSS
—
Ground
69
AVDD1
—
Power supply (+3.3V)
70
AOUT1
O
Lch : Analog output
71
AIN1
I
Lch : OPAMP input
72
LOUT1
O
Lch : LINE output
73
AVSS1
—
Ground
74
AVSS2
—
Ground
75
LOUT2
O
Rch : LINE output
76
AIN2
I
Rch : OPAMP input
77
AOUT2
O
Rch : Analog output
78
AVDD2
—
Power supply (+3.3V)
79
RMUT
O
Not used (open)
80
LMUT
O
Not used (open)
Description
Pin Name
Pin No.
I/O
Summary of Contents for HCD-XGR80
Page 75: ...75 HCD XGR80 MEMO ...