— 80 —
• IC121 Digital signal procesor, digital servo processor, EFM/ACIRC encoder/decoder (CXD2535CR)
FS256
FOK
DFCT
SHCK
SHCKEN
WRPWR
DIRC
SWDT
SCLK
XLAT
SRDT
SENS
ADSY
SQSY
DQSY
XRST
TEST4
CLVSCK
TEST5
DOUT
DIN
FMCK
ADER
REC
DVSS
DOVF
DODT
DIDT
DTI
DTO
C2PO
BCK
LRCK
XTAO
XTAI
MCLK
XBCK
DVDD
WDCK
RFCK
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
O
O
O
O
I
I
I
I
I
I
O
O(3)
O
O
O
I
I
O
I
O
I
O
O
I
–
I
I
O
I
O(3)
O
O
O
O
I
O
O
–
O
O
Function
Pin No.
Pin Name
I/O
11.2896 MHz clock output (MCLK) (Not used)
Output of FOK signal to system controller (IC301)
Outputs “H” when focus is set
Outputs defect ON/OFF switching signal (Not used)
Outputs track jump detection signal to system controller (IC301)
Track jump detection enable input (Fixed at “H”)
Inputs laser power switching signal from system controller (IC301)
Not used (Fixed at “H”)
Inputs write data signal from system controller (IC301)
Inputs serial clock signal from system controller (IC301)
Inputs serial latch signal from system controller (IC301)
Outputs write data signal to system controller (IC301)
Outputs internal status (SENSE) to system controller (IC301)
ADIP sync signal output (Not used)
Output subcode Q sync (SCOR) to system controller (IC301)
Outputs “L” every 13.3 msec
Outputs “H” at all most mostly
Outputs digital-in U-bit CD format subcode Q sync (SCOR) to system controller (IC301)
Outputs “L” every 13.3 msec Outputs “H” at all most mostly
Inputs reset signal from Q403
Reset: “L”
Test input (Fixed at “L”)
Not used
Test input (Fixed at “L”)
Digital audio signal output
Digital audio signal input (Not used)
ADIP FM demodulation clock signal output
ADIP CRC flag output
“H”:Error
Input of recording/playback switching signal from system controller (IC301)
Recording: “H”
Playback: “L”
Ground (Digital)
Digital audio output validity flag input (Fixed at “L”)
Input of data for digital audio output from CXD8633Q (IC901)
Output of data for digital audio input
Input of recording audio data signal from CXD2536CR (IC401)
Output of playback audio data signal to CXD2536CR (IC401)
Outputs C2PO signal to CXD2536CR (IC401) (Output indicating data error status)
Playback: C2PO (“H”)
Digital recording: D.In-Vflag
Analog recording: “L”
Outputs bit clock signal (2.8224 MHz) to CXD2536CR (IC401) (MCLK)
Outputs L/R clock signal (44.1 kHz) to CXD2536CR (IC401) (MCLK)
For crystal
Input of system clock (512fs) for crystal
MCLK clock (22.5792 MHz) signal output (Not used)
Pin 32 (BCK) inversion output (Not used)
Power supply (+5V) (Digital)
WDCK clock (88.2 kHz) signal output (MCL) (Not used)
RFCK clock (7.35 kHz) signal output (MCLK) (Not used)
Summary of Contents for MDS-B6P
Page 2: ... 2 ...
Page 5: ... 5 SECTION 1 GENERAL This section is extracted from instruction manual ...
Page 6: ... 6 ...
Page 7: ... 7 ...
Page 8: ... 8 ...
Page 9: ... 9 ...
Page 10: ... 10 ...
Page 11: ... 11 ...
Page 12: ... 12 ...
Page 13: ... 13 ...
Page 14: ... 14 ...
Page 15: ... 15 ...
Page 16: ... 16 ...
Page 17: ... 17 ...
Page 18: ... 18 ...
Page 19: ... 19 ...
Page 20: ... 20 ...
Page 21: ... 21 ...
Page 22: ... 22 ...
Page 23: ... 23 ...
Page 24: ... 24 ...
Page 25: ... 25 ...
Page 26: ... 26 ...
Page 27: ... 27 ...
Page 28: ... 28 ...
Page 45: ......
Page 46: ......
Page 47: ......
Page 48: ......
Page 49: ......
Page 50: ......
Page 51: ......
Page 52: ......
Page 53: ......
