— 85 —
• IC401 Shock-Proof Memory Controller, ATRAC Encoder/Decoder (CXD2536CR)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18 to 21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45 to 47
VDD
SWDT
SCK
XLAT
SRDT
SENSE
SCMD0
SCMD1
XINT
RCPB
WRMN
TX
VSS
SICK
IDSL
XILT
XRST
TS0 to TS3
EXIR
SASL
SNGLE
VSS
AIRCPB
XRQ
ADTO
ADTI
XALT
ACK
AC2
LCHST
EXE
MUTE
OSCO
OSCI
VSS
ATT
F86
DOUT
ADIN
ABCK
ALRCK
SA2 to SA0
Power supply (+5V)
Input of write data signal from system controller (IC301)
Input of serial clock signal from system controller (IC301)
Input of serial latch signal from system controller (IC301)
Output of read data signal to system controller (IC301)
Output of internal status (SENSE) to system controller (IC301)
Input of serial command control mode (Fixed at “H”)
Output of interrupt status to system controller (IC301)
Recording/playback switching input (Fixed at “L”)
Input of write/monitor mode switching signal (Fixed at “L”)
Input of write data transmission timing from system controller (IC301)
Also used as magnetic field head ON/OFF output
Ground
Chip reservation (Fixed at “L”)
Chip reservation (Fixed at “H”)
Input of reset signal from Q402
Reset: “L”
Test pin (Fixed at “L”)
Chip reservation (Fixed at “L”)
Block selection in single use
“L”: ATRAC
“H”: RAM controller (Fixed at “L”)
Normally fixed at “L
Fixed at “H” when used as ATRAC or RAM controller for single
(Fixed at “L”)
Ground
Output of ATRAC and external audio block recording/playback mode signal (Not used)
ATRAC I/F XRQ signal input/output (Not used)
ATRAC decode data signal input/output (Not used)
ATRAC encode data signal input/output (Not used)
ATRAC I/F XALT signal input/output (Not used)
ATRAC I/F ACK signal input/output (Not used)
ATRAC I/F error data signal input/output (Not used)
ATRAC I/F Lch start data signal input/output (Not used)
ATRAC I/F EXE signal input/output (Not used)
ATRAC I/F MUTE signal input/output (Not used)
Clock output (1024fs) (Not used)
Clock input from vari-pitch circuit (1024fs)
Ground
ATRAC I/F ATT signal input/output (Not used)
ATRAC block 11.6 msec timing signal output (Not used)
Output of monitor/decode audio data signal to D/A converter (IC503)
Input of recording signal (Not used)
Output of bit clock signal to D/A converters (IC503)
Output of L/R clock to D/A converters (IC503)
Address signal output (Not used)
Function
I/O
Pin No.
Pin Name
—
I
I
I
O/Z
O/Z
I
I
O
I
I
I
—
I
I
I
I
I
I
I
I
—
O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
I
—
I/O
O
O
I
O
O
O
Summary of Contents for MDS-B6P
Page 2: ... 2 ...
Page 5: ... 5 SECTION 1 GENERAL This section is extracted from instruction manual ...
Page 6: ... 6 ...
Page 7: ... 7 ...
Page 8: ... 8 ...
Page 9: ... 9 ...
Page 10: ... 10 ...
Page 11: ... 11 ...
Page 12: ... 12 ...
Page 13: ... 13 ...
Page 14: ... 14 ...
Page 15: ... 15 ...
Page 16: ... 16 ...
Page 17: ... 17 ...
Page 18: ... 18 ...
Page 19: ... 19 ...
Page 20: ... 20 ...
Page 21: ... 21 ...
Page 22: ... 22 ...
Page 23: ... 23 ...
Page 24: ... 24 ...
Page 25: ... 25 ...
Page 26: ... 26 ...
Page 27: ... 27 ...
Page 28: ... 28 ...
Page 45: ......
Page 46: ......
Page 47: ......
Page 48: ......
Page 49: ......
Page 50: ......
Page 51: ......
Page 52: ......
Page 53: ......