— 53 —
• IC301 Digital Audio Interface Receiver (LC8905V)
Function
DIN1
DIN2
E/OUT
V
DD
R
VIN
VCO
GND
CKSEL
XMODE
AVOCK
TST1
TST2
SCLK
XLAT
SWDT
SRDT
DQSY
CKOUT
FS128
BCK
LRCK
DATAO
EROR
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
I
I
O
–
I
I
O
–
I
I
I
I
I
I
I
I
O
O
O
O
O
O
O
O
Function
Pin No.
Pin Name
I/O
Data input with built-in amplifier (Responding to the coaxial optical module)
Data input (Responding to the optical module)
Emphasis, input bi-phase, validity flag output
Power supply (+5V)
VCO gain control input (Fixed at “H”)
VCO freerunning frequency setting input
LPF setting of PLL (Fixed at “H”)
Ground
System clock select input (384fs, 512fs) (Connected to the power supply.)
Reset input
Clock input for preventing PLL lock failure
Test input (Normally “L”)
Microcomputer IF clock input
Microcomputer IF latch/chip enable input
Microcomputer IF write data input
Microcomputer IF read data output
Microcomputer IF Sub-Q sync and ID sync output (Not used)
VCO clock output (Freerunning, 384fs, 512fs) (Not used)
128fs clock output
Bit clock output
L/R clock output
Audio data output
PLL lock error mute output
Summary of Contents for SDP-EP9ES
Page 4: ... 4 SECTION 2 GENERAL This section is extracted from instruction manual ...
Page 5: ... 5 ...
Page 6: ... 6 ...
Page 7: ... 7 ...
Page 8: ... 8 ...
Page 9: ... 9 ...
Page 10: ... 10 ...
Page 11: ... 11 ...
Page 21: ......
Page 22: ......
Page 23: ......
Page 24: ......
Page 25: ......
Page 26: ......
Page 27: ......
Page 28: ......
Page 60: ......
Page 61: ......
Page 62: ......
Page 63: ......
Page 64: ......
Page 65: ......
Page 66: ......
Page 67: ......