BIOS Setup Utility
SY-5EHM/5EH5 V1.3
48
CHIPSET FEATURES SETUP
CHIPSET
FEATURES
Setting
Description
Note
FP/EDO
70ns
Use the default setting
Default
Bank 0/1 DRAM
Timing
Bank 2/3 DRAM
Timing
Bank 4/5 DRAM
Timing
Normal
Medium
Fast,
Turbo
Choose DRAM Timing.
Disabled
DRAM Read
Pipeline
Enabled Enhances system
performance
Default
Disabled
Cache Rd+CPU
Wt Pipeline
Enabled Enhances system
performance
Default
Disabled Use the default setting
Default
Linear Burst
Enabled Linear mode SRAM support
for Cyrix type of CPU.
Disabled
Video BIOS
Cacheable
Enabled The ROM area A0000-
BFFFF is cacheable.
Default
Disabled
System BIOS
Cacheable
Enabled The ROM area F0000H-
FFFFFH is cacheable
Default
Disabled Some interface cards will
map their ROM address to
this area.
Default
Memory Hole
15Mb Addr.
Enabled
Summary of Contents for ETEQ82C663 AGP
Page 76: ...71...