6 Design Files
through
illustrate the EVM PCB layout images.
Figure 6-1. Top Layer and Silkscreen
Figure 6-2. Top Layer
Figure 6-3. Signal Layer 1
Figure 6-4. Signal Layer 2
Figure 6-5. Bottom Layer
Figure 6-6. Bottom Layer and Silkscreen (mirrored)
Design Files
14
LM5157EVM-BST Evaluation Module
SNVU739A – OCTOBER 2020 – REVISED AUGUST 2021
Copyright © 2021 Texas Instruments Incorporated