background image

4.2 LP5860EVM Schematic

Figure 4-5

 shows the LP5860EVM schematic.

1

2

3

J2

1

2

3

J3

1

2

3

J1

GND

GND

VCC_EXT

VLED_EXT

VIO_EXT

USB2ANY connections

35V
22uF

C1

35V
22uF

C2

GND

1µF
25V

C3

100nF
16V

C4

VCC

GND

1µF
25V

C5

VLED

GND

1µF
25V

C6

SCL_SCLK
SDA_MOSI
ADDR0_MISO
ADDR1_SS
VSYNC

SW10_L
SW9_L

SW1_L
SW0_L

SW3_L
SW2_L

SW5_L
SW4_L

SW7_L
SW6_L

SW8_L

CS0_L

CS1_L

CS2_L

CS3_L

CS4_L

CS5_L

CS6_L

CS7_L

CS8_L

CS9_L

CS10_L

CS11_L

CS12_L

CS13_L

CS14_L

CS15_L

CS16_L

CS17_L

SW10
SW9

SW1
SW0

SW3
SW2

SW5
SW4

SW7
SW6

SW8

CS0

CS1

CS2

CS3

CS4

CS5

CS6

CS7

CS8

CS9

CS10

CS11

CS12

CS13

CS14

CS15

CS16

CS17

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

AGND

5V

GND
GND
GND

SPI_SS

SPI_MISO

SPI_MOSI

3.3V

GND
SPI_SCLK

I2C_SCL

I2C_SDA

GND

GND

Port11: IFS
Port14: VSYNC
I2C mode: GPIO0, GPIO1 High-Z
SPI mode: GPIO2, GPIO4 High-Z

J4-7 GPIO4(SIMO)

J4-1 GPIO0(SDA)

J4-2 GPIO1(SCL)

J4-3 GPIO2(SCLK)

J4-9 GPIO6(SS)

J4-8 GPIO5(SOMI)

IFS

J4-10 GPIO7(VIOEN)

VIO_EN

VCAP

GND

J4-4 GPIO3(VSYNC)

VSYNC

5

4

1
2
3

6
7
8
9

J13

5

4

1
2
3

6
7
8
9

J16

Para0

Para1

Para2

Para3

Para4

Para5

Para6

Para7

Para8

Para9

Para10

Para11

Para12

Para13

Para14

Para15

Para16

Para17

Para0

Para1

Para2

Para3

Para4

Para5

Para6

Para7

Para8

Para9

Para10

Para11

Para12

Para13

Para14

Para15

Para16

Para17

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D0-0

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D0-1

SW0_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D0-2

SW0_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D0-3

SW0_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D0-4

SW0_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D0-5

SW0_L

CS2_L
CS1_L
CS0_L

CS5_L
CS4_L
CS3_L

CS8_L
CS7_L
CS6_L

CS11_L
CS10_L
CS9_L

CS14_L
CS13_L
CS12_L

CS17_L
CS16_L
CS15_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D1-0

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D1-1

SW1_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D1-2

SW1_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D1-3

SW1_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D1-4

SW1_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D1-5

SW1_L

CS2_L
CS1_L
CS0_L

CS5_L
CS4_L
CS3_L

CS8_L
CS7_L
CS6_L

CS11_L
CS10_L
CS9_L

CS14_L
CS13_L
CS12_L

CS17_L
CS16_L
CS15_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D2-0

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D2-1

SW2_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D2-2

SW2_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D2-3

SW2_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D2-4

SW2_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D2-5

SW2_L

CS2_L
CS1_L
CS0_L

CS5_L
CS4_L
CS3_L

CS8_L
CS7_L
CS6_L

CS11_L
CS10_L
CS9_L

CS14_L
CS13_L
CS12_L

CS17_L
CS16_L
CS15_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D3-0

SW3_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D3-1

SW3_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D3-2

SW3_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D3-3

SW3_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D3-4

SW3_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D3-5

SW3_L

CS2_L
CS1_L
CS0_L

CS5_L
CS4_L
CS3_L

CS8_L
CS7_L
CS6_L

CS11_L
CS10_L
CS9_L

CS14_L
CS13_L
CS12_L

CS17_L
CS16_L
CS15_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D4-0

SW4_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D4-1

SW4_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D4-2

SW4_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D4-3

SW4_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D4-4

SW4_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D4-5

SW4_L

CS2_L
CS1_L
CS0_L

CS5_L
CS4_L
CS3_L

CS8_L
CS7_L
CS6_L

CS11_L
CS10_L
CS9_L

CS14_L
CS13_L
CS12_L

CS17_L
CS16_L
CS15_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D5-0

SW5_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D5-1

SW5_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D5-2

SW5_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D5-3

SW5_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D5-4

SW5_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D5-5

SW5_L

CS2_L
CS1_L
CS0_L

CS5_L
CS4_L
CS3_L

CS8_L
CS7_L
CS6_L

CS11_L
CS10_L
CS9_L

CS14_L
CS13_L
CS12_L

CS17_L
CS16_L
CS15_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D6-0

SW6_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D6-1

SW6_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D6-2

SW6_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D6-3

SW6_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D6-4

SW6_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D6-5

SW6_L

CS2_L
CS1_L
CS0_L

CS5_L
CS4_L
CS3_L

CS8_L
CS7_L
CS6_L

CS11_L
CS10_L
CS9_L

CS14_L
CS13_L
CS12_L

CS17_L
CS16_L
CS15_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D7-0

SW7_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D7-1

SW7_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D7-2

SW7_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D7-3

SW7_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D7-4

SW7_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D7-5

SW7_L

CS2_L
CS1_L
CS0_L

CS5_L
CS4_L
CS3_L

CS8_L
CS7_L
CS6_L

CS11_L
CS10_L
CS9_L

CS14_L
CS13_L
CS12_L

CS17_L
CS16_L
CS15_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D8-0

SW8_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D8-1

SW8_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D8-2

SW8_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D8-3

SW8_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D8-4

SW8_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D8-5

SW8_L

CS2_L
CS1_L
CS0_L

CS5_L
CS4_L
CS3_L

CS8_L
CS7_L
CS6_L

CS11_L
CS10_L
CS9_L

CS14_L
CS13_L
CS12_L

CS17_L
CS16_L
CS15_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D9-0

SW9_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D9-1

SW9_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D9-2

SW9_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D9-3

SW9_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D9-4

SW9_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D9-5

SW9_L

CS2_L
CS1_L
CS0_L

CS5_L
CS4_L
CS3_L

CS8_L
CS7_L
CS6_L

CS11_L
CS10_L
CS9_L

CS14_L
CS13_L
CS12_L

CS17_L
CS16_L
CS15_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D10-0

SW10_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D10-1

SW10_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D10-2

SW10_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D10-3

SW10_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D10-4

SW10_L

G

G

G

G

G

6
5
4

1
2
3

R

R

G

G

R

R

B

D10-5

SW10_L

CS2_L
CS1_L
CS0_L

CS5_L
CS4_L
CS3_L

CS8_L
CS7_L
CS6_L

CS11_L
CS10_L
CS9_L

CS14_L
CS13_L
CS12_L

CS17_L
CS16_L
CS15_L

1

2

3

4

5

6

J9

1

2

3

4

5

6

J8

CS2_L
CS1_L
CS0_L

SW0_L

SW0_L

B2

1

GND

2

B1

3

A

4

VCC

5

S

6

SN74LVC1G3157DCKR

U3

1.65 - 5.5V
L -> B1 -> I2C
H -> B2 -> SPI

Interface selection

IFS

GND

B2

1

GND

2

B1

3

A

4

VCC

5

S

6

SN74LVC1G3157DCKR

U4

IFS

GND

B2

1

GND

2

B1

3

A

4

VCC

5

S

6

SN74LVC1G3157DCKR

U5

IFS

GND

B2

1

GND

2

B1

3

A

4

VCC

5

S

6

SN74LVC1G3157DCKR

U6

IFS

GND

SCL_SCLK

SDA_MOSI

ADDR0_MISO

ADDR1_SS

Power stage

SPI_SCLK

SPI_MOSI

SPI_SS

SPI_MISO

I2C_SCL

I2C_SDA

LED driver

4.7k

R1

4.7k

R2

VIO

VIO

RGB LED matrix

PGND

1

2

3

J6

GND

VIO

1

2

3

J7

GND

VIO

J5-6 GPIO9(ADDR0)

J5-5 GPIO8(ADDR1)

I2C_ADDR1

I2C_ADDR0

I2C_ADDR0

I2C_ADDR1

4.7k

R4

VIO

VIO

VIO

VIO

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15
17
19
21

16
18
20
22

J14

TSW-111-07-G-D

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15
17

16
18

J15

TSW-109-07-G-D

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15
17

16
18

J12

TSW-109-07-G-D

CS0

1

CS1

2

CS2

3

CS3

4

CS4

5

CS5

6

CS6

7

CS7

8

CS8

9

SW0

10

SW1

11

SW2

12

SW3

13

SW4

14

SW5

15

VLED

16

SW6

17

SW7

18

SW8

19

SW9

20

Pad

41

SW10

21

CS9

22

CS10

23

CS11

24

CS12

25

CS13

26

CS14

27

CS15

28

CS16

29

CS17

30

AGND

31

VCAP

32

IFS

33

VSYNC

34

SCL_SCLK

35

SDA_MOSI

36

ADDR0_MISO

37

ADDR1_SS

38

VIO_EN

39

VCC

40

U1

LP5860RKP

CS9

SW1_L

SW2_L

1

2

3

J4

VIO

VSYNC

GND

1nF
10V

C7

VIO_EN

Default
J1: 3.3V
J2: 5V
J5: 3.3V

Default
J4: VIO_EN

1

2

3

J5

VIO

GND

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15
17
19
21
23
25
27
29

16
18
20
22
24
26
28
30

USB2ANY

J5-2 GPIO11(IFS)

IFS

ADDR1_SS

ADDR0_MISO

SDA_MOSI

SCL_SCLK

4

1

2

3

J17

TSW-104-07-G-S

GND

5011

GND

GND

5011

GND

5011

Figure 4-5. LP5860EVM Schematic

LP5860EVM Design Resources

www.ti.com

14

LP5860 Evaluation Module

SNVU762 – MAY 2021

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

Summary of Contents for LP5860

Page 1: ...ces 12 4 1 LP5860EVM Layout 12 4 2 LP5860EVM Schematic 14 4 3 LP5860EVM BOM 15 List of Figures Figure 1 1 LP5860EVM Kit 2 Figure 2 1 Hardware Connection 3 Figure 2 2 Default Jumper Setting 3 Figure 2 3 Key External Connectors 4 Figure 2 4 GUI Installation 4 Figure 3 1 Status Bar 5 Figure 3 2 Firmware Update 5 Figure 3 3 Start Page 5 Figure 3 4 Home Page 6 Figure 3 5 LED Control Page and Test Proce...

Page 2: ...se the LP5860 GUI to illuminate LEDs Design resources for the LP5860EVM The LP5860EVM kit includes the following materials and is illustrated in Figure 1 1 LP5860 evaluation module USB2ANY interface adapter with ribbon cables and USB cable Full functions for the LP5860 the performance with RGB LED matrix and some simple animation effects can be easily verified through this kit The LP5860EVM can be...

Page 3: ... port on the computer USB2ANY LP5860EVM USB cable Ribbon Cable Figure 2 1 Hardware Connection Figure 2 2 shows the default jumper settings Figure 2 2 Default Jumper Setting If maximum current is set above 20 mA an external VLED supply is recommended during evaluation since the USB can only provide around 400 mA current The setup procedure follows 1 Connect the USB2ANY to the LP5860EVM using the 30...

Page 4: ...e from the LP5860 product folder Follow the setup wizard to install the LP586x GUI successfully see Figure 2 4 Figure 2 4 GUI Installation Hardware and Software Preparation www ti com 4 LP5860 Evaluation Module SNVU762 MAY 2021 Submit Document Feedback Copyright 2021 Texas Instruments Incorporated ...

Page 5: ... the GUI Connection button Connection status Log panel Figure 3 1 Status Bar If the USB2ANY has not been previously used to evaluate the LP5860EVM a correlating firmware FW version must be updated into USB2ANY Following the instructions in the GUI when plugging in the USB cable can update the FW successfully see Figure 3 2 Figure 3 2 Firmware Update 3 1 Start Page Different device variants in the ...

Page 6: ...d with the PATTERN page while every individual register is configured in the REGISTER MAP page Figure 3 4 Home Page 3 3 LED Control Page Set the color and brightness for every RGB LED pixel in the LED control page To illuminate one LED with default configuration use the following procedure and see Figure 3 5 1 Click the Enable button to enable the LP5860 in the software 2 Select the LED you want t...

Page 7: ...her settings see the LP5860 11 18 LED Matrix Driver with 8 bit Analog and 8 16 bit PWM Dimming Data Sheet When evaluating matrix issue free performance de ghosting and low brightness compensation are configured here Figure 3 6 Device Configuration Custom LED Setting Before setting color and brightness for RGB LED one or multiple LEDs Shift select for multiple LED selections must first be selected ...

Page 8: ...are set Figure 3 9 illustrates the GROUP tab where every LED dot can be configured to 3 groups arbitrarily while the PWM for the same group can be changed synchronously Figure 3 8 Global Setting Graphical User Interface GUI Guidance www ti com 8 LP5860 Evaluation Module SNVU762 MAY 2021 Submit Document Feedback Copyright 2021 Texas Instruments Incorporated ...

Page 9: ...ault status see Figure 3 11 The Clear Short LED and Clear open LED buttons are used to clear related fault flags when the failures are removed To have precise detection results the current for every LED dot must be set above 0 5 mA and the PWM must be set above 25 due to the parasitic capacitor induced from the LED matrix A current that is too small leads to abnormal LSD results Figure 3 10 Single...

Page 10: ... to display the animation Speed and color are set at the right side Before evaluating the patterns first reset the LP5860EVM board if some values are already set in LED control page Figure 3 12 Pattern Page Graphical User Interface GUI Guidance www ti com 10 LP5860 Evaluation Module SNVU762 MAY 2021 Submit Document Feedback Copyright 2021 Texas Instruments Incorporated ...

Page 11: ...p down menu at the top right When Deferred Write is selected the modified value does not take effect until the user clicks the WRITE REGISTER button When Auto Read is enabled the value of all registers is read automatically and the interval for every read cycle can also be set When Auto Read is off click Read Register to read the value from the selected register and click Read all Registers to rea...

Page 12: ...ion 4 1 LP5860EVM Layout Figure 4 1 Figure 4 2 Figure 4 3 and Figure 4 4 demonstrate the LP5860EVM layout images Figure 4 1 LP5860EVM Top Layer Figure 4 2 LP5860EVM Signal Layer 1 LP5860EVM Design Resources www ti com 12 LP5860 Evaluation Module SNVU762 MAY 2021 Submit Document Feedback Copyright 2021 Texas Instruments Incorporated ...

Page 13: ...LP5860EVM Bottom Layer Figure 4 4 LP5860EVM Signal Layer 2 www ti com LP5860EVM Design Resources SNVU762 MAY 2021 Submit Document Feedback LP5860 Evaluation Module 13 Copyright 2021 Texas Instruments Incorporated ...

Page 14: ...L CS1 1_L CS10_L CS9_L CS14_L CS13_L CS12_L CS17_L CS16_L CS15_L G G G G G 6 5 4 1 2 3 R R G G R R B D6 0 SW 6_L G G G G G 6 5 4 1 2 3 R R G G R R B D6 1 SW 6_L G G G G G 6 5 4 1 2 3 R R G G R R B D6 2 SW 6_L G G G G G 6 5 4 1 2 3 R R G G R R B D6 3 SW 6_L G G G G G 6 5 4 1 2 3 R R G G R R B D6 4 SW 6_L G G G G G 6 5 4 1 2 3 R R G G R R B D6 5 SW 6_L CS2_L CS1_L CS0_L CS5_L CS4_L CS3_L CS8_L CS7_L...

Page 15: ...l 3x2 Gold TH Samtec TSW 103 07 G D 2 J12 J15 Header 100mil 9x2 Gold TH Samtec TSW 109 07 G D 2 J13 J16 Header 100mil 9x1 Gold TH Samtec TSW 109 07 G S 2 J14 Header 2 54 mm 11x2 Gold TH Samtec TSW 111 07 G D 1 J17 Header 100mil 4x1 Gold TH Samtec TSW 104 07 G S 1 R1 R2 R4 RES 4 7 k 5 0 1 W AEC Q200 Grade 0 0603 Vishay Dale CRCW06034K70JNEA 3 RT0 to RT17 RES 0 5 0 1 W 0603 Yageo RC0603JR 070RL 18 S...

Page 16: ...other than TI b the nonconformity resulted from User s design specifications or instructions for such EVMs or improper system design or c User has not paid on time Testing and other quality control techniques are used to the extent TI deems necessary TI does not test all parameters of each EVM User s claims against TI under this Section 2 are void if User fails to notify TI of any apparent defects...

Page 17: ... These limits are designed to provide reasonable protection against harmful interference in a residential installation This equipment generates uses and can radiate radio frequency energy and if not installed and used in accordance with the instructions may cause harmful interference to radio communications However there is no guarantee that interference will not occur in a particular installation...

Page 18: ...y for convenience and should be verified by User 1 Use EVMs in a shielded room or any other test facility as defined in the notification 173 issued by Ministry of Internal Affairs and Communications on March 28 2006 based on Sub section 1 1 of Article 6 of the Ministry s Rule for Enforcement of Radio Law of Japan 2 Use EVMs only after User obtains the license of Test Radio Station as provided in R...

Page 19: ... any interfaces electronic and or mechanical between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees affiliates contractors or designees 4 4 User assumes all...

Page 20: ...OR DAMAGES ARE CLAIMED THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT 9 Return Policy Except as otherwise provided TI does not offer any refunds returns or exchanges Furthermore no return of EVM s will be accepted if the package has been opened and no return of the EVM s will be accepted if they are damaged or otherwise not in a resalable condition If User feels it has...

Page 21: ...s are subject to change without notice TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource Other reproduction and display of these resources is prohibited No license is granted to any other TI intellectual property right or to any third party intellectual property right TI disclaims responsibility for and you wi...

Page 22: ...Mouser Electronics Authorized Distributor Click to View Pricing Inventory Delivery Lifecycle Information Texas Instruments LP5860EVM ...

Reviews: