Board Layout
www.ti.com
4
SBOU229 – August 2019
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
THS6222RHF Evaluation Module
4
Board Layout
The layer plots of
Figure 1
to
Figure 4
illustrate the board layers in top to bottom order.
Figure 1. Top Layer
Figure 2. Ground Layer
Figure 3. Power Layer
Figure 4. Bottom Layer