VAR-320SBC Reference Guide
Copyright © 2008 Variscite
21
4.8. Camera Interface
The Quick Capture Interface is intended for use in a PDA or mobile phone product that requires
image-capture capability.
The PXA320 processor supports a variety of operating modes, data widths, formats, and clocking
schemes.
Some common usage scenarios include:
•
Capturing simple still images, sharing images using email, and sending images to a
web photo finisher
•
Using images for “pictures-as-information”
•
Capturing video clips
•
Providing a two-way video conference
•
Performing “text imaging” (scanner/OCR)
Features:
•
Supported vertical and horizontal resolutions of:
– 176 x 144
– 352 x 288
– 320 x 240
– 640 x 480
– 1280 x 1024
– 1600 x 1200
– 2048 x 1536
– 2048 x 2048
– 2560 x 2048
•
Programmable sensor clock output from 187 kHz to 52 MHz
•
Pixel clock received from 187 kHz to 52 MHz
•
Programmable interrupts for FIFO overflow, end of line, and end of frame
•
Support for 8- and 10-bit RAW (RGGB, CMYG, etc.) capture modes
•
Support for master-mode operation
•
Programmable interface timing signals for external synchronization signaling
•
Preprocessed
YCbCr
4:2:2 planar-capture mode
•
RAW (RGGB, CMYG) capture modes:
– Support for packing of 8- and 10-bit RAW pixel data up to 2560x2048
– Pixel processing preview chain supporting up to 1280x1024 resolution (SXGA)
•
Three programmable 64-element look-up-tables (LUT)
– Three independent mapping functions, (fR(x), fG(x), and fB(x)), supported
– Companding from 10-bit to 8-bit RAW data
– Programmable black-level clamp (BLC) offset
•
Histogram unit generates statistics for image data
