Handling with VIPA data handling blocks
Manual BG41/BG42/BG43
4-2
Rev. 99/49
4.1 Handling with VIPA data handling blocks
VIPA delivers functional blocks for changing standard parameters, for functional and channel
selection and for operating the internal clock as well as the necessary functional blocks for
individual modules.
4.1.1 Important advice
With some data handling blocks it is possible to address the building blocks peripherally. This
method of addressing is for example necessary, when one wishes to use the building blocks in an
expansion unit.
Absolute addressing offers you the possibility to use the entire address space of an automation
device as you wish.
In the following, the functional blocks necessary for absolute addressing will be described and the
blocks with the same function for peripheral addressing will be listed.
Further information on the methods of addressing can be found in chapter 5.
4.1.2 Overview of parameterizing possibilities
••••
====
Parameterizing with VIPA data handling blocks
Changing of the standard parameter
FB5,
PARAMETR, Baud rate, length of signals, parity, number of stop bits with absolute addressing.
FB15
PARAMPER, Baud rate, length of signal, parity, number of stop bits with peripheral
addressing.
FB102 UHR, Handling of the clock on the module with absolute addressing.
FB103 UHRP, Handling of the clock on the module with peripheral addressing.
Function Selection
FB100, PROCW, Protocols, procedures for a channel with absolute addressing.
FB101 PROCWP, Protocols, procedures for a channel with peripheral addressing.
Data Handling without a procedure
FB3,
SEND, Data output without a procedure but with absolute addressing.
FB13
SEND, Data output without a procedure but with peripheral addressing.
FB4,
RECEIVE, Data received without a procedure but with absolute addressing.
FB14
RECEIVE, Data received without a procedure but with peripheral addressing.
Summary of Contents for SSM-BG41
Page 2: ...Lerrzeichen...
Page 8: ...Contents Manual BG41 BG42 BG43 iv Rev 99 49...
Page 10: ......
Page 16: ......
Page 26: ...Firmware s memory distribution Manual BG41 BG42 BG43 2 10 Rev 99 49...
Page 28: ......
Page 53: ...Manual BG41 BG42 BG43 Interface modules Rev 99 49 3 25 3 2 7 2 Data flow Fig 3 26 Data flow...
Page 114: ...Functional description and allocation of terminal pins Manual BG41 BG42 BG43 3 86 Rev 99 49...
Page 116: ......
Page 215: ...Manual BG41 BG42 BG43 Software Rev 99 49 4 99 Month 06h Year 95h Weekday Tuesday 02h...
Page 222: ...Application of interfaces without data handling blocks Manual BG41 BG42 BG43 4 106 Rev 99 49...
Page 224: ......
Page 258: ...Structure guidelines Manual BG41 BG42 BG43 5 34 Rev 99 49...
Page 260: ......
Page 274: ...Overview cycle load Manual BG41 BG42 BG43 6 14 Rev 99 49...
Page 275: ...Appendix A List of figures A 1 B Index of tables B 1 C Index C 1...
Page 276: ......
Page 280: ...List of figures Manual BG41 BG42 BG43 A 4 Rev 99 49...