EPX-C414/Configuration
v1.0
www.winsystems.com
Page 10
7.2 I/O Port Map
The following tables list the EPX-C414 I/O ports.
NOTE
The EPX-C414 uses a PnP BIOS resource allocation. Take care to avoid contention with
resources allocated by the BIOS.
Table 5:
Movable I/O Ranges
Device
Size (bytes)
Target
ACPI power management (PCU) 128
ACPI_BASE_ADDR (PM1BLK):
PCI[B:0, D:31, F:0] + 40h
SMBus (PCU)
32
SMBA: PCI[B:0, D:31, F:3] + 20h
GPIO (PCU)
256
GBA: PCI[B:0, D:31, F:0] + 48h
RCBA (PCU)
1024
RCRB_BA: PCI[B:0, D:31, F:0] + F0h
Table 6:
PCU Fixed I/O Addresses
I/O Address
Device
0000h-001Fh
DMA controller 82C37
0020h-0021h
Interrupt controller PIC 8259
0024h-0025h
Interrupt controller
0028h-0029h
Interrupt controller
002Ch-002Dh
Interrupt controller
002Eh-002Fh
Forward to Super I/O
0030h-0031h
Interrupt controller
0034h-0035h
Interrupt controller
0038h-0039h
Interrupt controller
003Ch-003Dh
Interrupt controller
0040h-0043h
Timer counter 8254
004Eh-004Fh
Forward to Super I/O
0050h-0053h
Timer counter 8254
0060h
Keyboard data port
0061h
NMI controller
0062h
8051 download 4K address counter
0064h
Keyboard status port
0066h
8051 download 8-bit data port
0070h-0077h
RTC controller
0080h-0091h
DMA controller
0092h
Reset generator
0093h-009Fh
DMA controller
00A0h-00A1h
Interrupt controller PIC 8259
00A4h-00A5h
Interrupt controller
