5.3 Addressing
5.3.1 Overview
To provide specific addressing of the installed peripheral modules, certain addresses
must be allocated in the CPU. At the start-up of the CPU, this assigns automatically
peripheral addresses for digital in-/output modules starting with 0 and ascending
depending on the slot location. If no hardware project engineering is available, the CPU
stores at the addressing analog modules to even addresses starting with 256.
5.3.2 Addressing Backplane bus I/O devices
The CPU 313-5BF23 provides an I/O area (address 0 ... max. peripheral address) and a
process image of the in- and outputs (each address 0 ... 127). The process image stores
the signal states of the lower address (0 ... 127) additionally in a separate memory area.
The process image this divided into two parts:
n
process image to the inputs (PII)
n
process image to the outputs (PIQ)
The process image is updated automatically when a cycle has been completed.
At deployment of the CPU 313-5BF23 you may control up to 31 modules at the bus. Here
the maximum of 8 modules per row may be parameterized.
For the project engineering of more than 8 modules line interface connections are to be
used. For this you set in the hardware configurator the module IM 360 from the hardware
catalog to slot 3 of your 1. profile rail. Now you may extend your system with up to 3 pro-
file rails by starting each with an IM 361 from Siemens at slot 3.
You may access the modules with read res. write accesses to the peripheral bytes or the
process image. To define addresses a hardware configuration may be used. For this,
click on the properties of the according module and set the wanted address.
If you do not like to use a hardware configuration, an automatic addressing comes into
force. At the automatic address allocation DIOs occupy depending on the slot location
always 4byte and AIOs, FMs, CPs always 16byte at the bus. Depending on the slot loca-
tion the start address from where on the according module is stored in the address range
is calculated with the following formulas:
n
DIOs: Start address = 4×(slot -4)
n
AIOs, FMs, CPs: Start address = 16×(slot -4)+256
Max. number of pluggable
modules
Define addresses by hard-
ware configuration
Automatic addressing
VIPA System 300S
+
Deployment CPU 313-5BF23
Addressing > Addressing Backplane bus I/O devices
HB140 | CPU-SC | 313-5BF23 | en | 19-01
50
