Page
27
Starting Point of Paging
This field sets the Starting Point of Paging timing.
The Choice: 1T, 2T, 4T, 8T.
SDRAM CAS latency
This field sets the CAS latency timing.
The Choice: 2T, 3T.
SDRAM WR Retire Rate
This field sets the SDRAM WR Retire Rate.
The Choice: X-1-1-1, X-2-2-2.
DRAM Opt RAS Precharge
This field sets the DRAM Opt RAS Precharge.
The Choice: Enable, Disable.
PCI Peer Concurrency
This field sets the PCI Peer Concurrency.
The Choice: Enable, Disable.
Read Prefetch Memory RD
This field sets the Read Prefetch Memory RD.
The Choice: Enable, Disable.
Assert TRDY After Prefet
This field sets the Assert TRDY After Prefet.
The Choice: 1QWs, 2QWs, .
CPU to PCI Burst MEM. WR
This field sets the CPU to PCI Burst MEM. WR.
The Choice: Enable, Disable.
CPU to PCI Post Write
This field sets the CPU to PCI Post Write.
The Choice: Enable, Disable.
System BIOS Cacheable
Select Enabled allows caching of the System BIOS , resulting in better system performance.
The Choice: Enable, Disable.
Video BIOS Cacheable
Select Enabled allows caching of the video RAM , resulting in better system performance. However, if any
program writes to this memory area, a system error may result.
Enabled Video RAM access cached
DisabledVideo RAM access not cached
Memory Hole At 15M-16M
In order to improve performance, certain space in memory can be reserved for ISA cards. This memory must
be mapped into the memory space below 16 MB.
Enabled Memory hole supported.
DisabledMemory hole not supported.