SERIES PMC470 PCI MEZZANINE CARD
48-CHANNEL DIGITAL I/O MODULE WITH INTERRUPTS
___________________________________________________________________________________________
- 7 -
Enhanced Mode Memory Maps
The following table shows the memory maps used for the
Enhanced Mode of operation. Enhanced Mode includes the same
functionality of Standard Mode, but allows each I/O port’s event
sense input and debounce logic to be enabled. Thus, the Enhanced
Mode allows input event triggered interrupts to occur.
In Enhanced Mode, a memory map is given for each of 3
memory banks. The first memory bank (bank 0) has the same
functionality as the Standard Mode. Additionally, its port 7 register is
used to select which bank to access (similar to Standard Mode
where port 7 was used to select the Enhanced Mode). Bank 1
provides read/write access to the 48 event sense inputs. Bank 2
provides access to the registers used to control the debounce
circuitry applied to the event sense inputs.
Table 3.2B: PMC470 R/W Space Address (Hex) Memory Map
HEX
Base
Addr+
MSB
D15 D08
LSB
D07 D00
HEX
Base
Addr+
001
INTERRUPT REGISTER
000
ENHANCED MODE, REGISTER BANK [0] DEFINITION:
201
Not Driven
1
READ/WRITE - Port 0
I/O Register I/O0-I/O7
200
205
Not Driven
1
READ/WRITE -Port 1
I/O Register I/O8-I/O15
204
209
Not Driven
1
READ/WRITE - Port 2
I/O Register I/O16-I/O23
208
20D
Not Driven
1
READ/WRITE - Port 3
I/O Register I/O24-I/O31
20C
211
Not Driven
1
READ/WRITE - Port 4
I/O Register I/O32-I/O39
210
215
Not Driven
1
READ/WRITE - Port 5
I/O Register I/O40-I/O47
214
219
Not Driven
1
READ/WRITE - Port 6
NOT USED
218
21D
Not Driven
1
READ - Port 7
READ MASK REGISTER
(Also Current Bank Status)
21C
21D
Not Driven
1
WRITE - Port 7
WRITE MASK REGISTER
(Also Bank Select Register)
21C
ENHANCED MODE, REGISTER BANK [1] DEFINITION:
201
Not Driven
1
READ - Port 0
Event Sense Status Reg.
(Port 0 I/O Points 0-7)
200
201
Not Driven
1
WRITE - Port 0
Event Sense Clear Register
(Port 0 I/O Points 0-7)
200
205
Not Driven
1
READ - Port 1
Event Sense Status Reg.
(Port 1 I/O Points 8-15)
204
205
Not Driven
1
WRITE - Port 1
Event Sense Clear Register
(Port 1 I/O Points 8-15)
204
209
Not Driven
1
READ - Port 2
Event Sense Status Reg.
(Port 2 I/O Points 16-23)
208
209
Not Driven
1
WRITE - Port 2
Event Sense Clear Register
(Port 2 I/O Points 16-23)
208
20D
Not Driven
1
READ - Port 3
Event Sense Status Reg.
(Port 3 I/O Points 24-31)
20C
20D
Not Driven
1
WRITE - Port 3
Event Sense Clear Register
(Port 3 I/O Points 24-31)
20C
211
Not Driven
1
READ - Port 4
Event Sense Status Reg.
(Port 4 I/O Points 32-39)
210
211
Not Driven
1
WRITE - Port 4
Event Sense Clear Register
(Port 4 I/O Points 32-39)
210
215
Not Driven
1
READ - Port 5
Event Sense Status Reg.
(Port 5 I/O Points 40-47)
214
215
Not Driven
1
WRITE - Port 5
Event Sense Clear Register
(Port 5 I/O Points 40-47)
214
219
Not Driven
1
READ - Port 6
Event Status for Ports 0-5
and Interrupt Status Reg.
218
219
Not Driven
1
WRITE - Port 6
Event Polarity Control
Register for Port 0-3
218
21D
Not Driven
1
READ - Port 7
Current Bank Status Reg.
21C
21D
Not Driven
1
WRITE - Port 7
Event Sense Polarity
Control for Ports 4 & 5
and Bank Select Register
21C
ENHANCED MODE, REGISTER BANK [2] DEFINITION:
201
Not Driven
1
READ/WRITE - Port 0
Debounce Control Register
(for Ports 0-5)
200
205
Not Driven
1
READ/WRITE - Port 1
Debounce Duration Reg. 0
(for Ports 0-3)
204
209
Not Driven
1
READ/WRITE - Port 2
Debounce Duration Reg. 1
(for Ports 4 & 5)
208
20D
Not Driven
1
WRITE ONLY - Port 3
Debounce Clock Select
(8MHz or I/O47)
20C
211
↓
219
Not Driven
1
Port 4,5,6
NOT USED
2
210
↓
218
21D
Not Driven
1
READ/WRITE - Port 7
Bank Status/Select Register
21C
INDEPENDENT FIXED FUNCTION REGISTERS:
221
↓
239
NOT USED
2
220
↓
238
23D
Not Driven
1
READ/WRITE
Interrupt Enable Register
(enables INTREQ0) &
Software Reset Generator
23C
241
↓
2FD
NOT USED
2
240
↓
2FC
Notes (Table 3.2):
1. Bits 15-8 of these registers are not used. Bits 15-8 will be driven
high (1’s).
2. The PMC will not respond to addresses that are "Not Used".
3. Bits 31-16 of these registers will be read as (0’s).