Manual PCI-WDG-CSM
18
Chapter 5: Programming
This section of the manual contains information to assist you in developing programs for use with the
card. I/O bus address assignments, programming hints, and a description of the utility driver are included.
Monitor Functions
The card uses sixteen consecutive registers in I/O space as listed in the following table
Address
Read
Write
Base Address
Read Counter #0
Write to Counter #0
Base A1
Read Counter #1
Write to Counter #1
Base A2
Read Counter #2
Write to Counter #2
Base A3
Read Control Register
Write to Control Register
Base A4
Read Status Register, Clear IRQ,
Enable IRQs
Start Buzzer (if enabled)
Base A5
Read Temperature
Stop Buzzer
Base A6
Disable Buzzer
Enable Buzzer
Base A7
Disable Counters
Enable Counters
Base A8
Unused
Unused
Base A9
Unused
Unused
Base AC
Hi Rate Clock Select
Low Rate Clock Select
Base AD
Disable Opto-Output NWDRST Enable Opto-Output NWDRST
Base AE
Disable Opto-Output WDRST
Enable Opto-Output WDRST
Base AF
Unused
Unused
Table 5-1:
Register Address Map