![background image](http://html1.mh-extra.com/html/ngx-technologies/lpc4330-xplorer/lpc4330-xplorer_user-manual_1685221006.webp)
User Manual: LPC4330-Xplorer
Page | 6
2.5 LPC4330 description
The LPC4330 is an ARM Cortex-M4 based digital signal controller with an ARM Cortex-M0 coprocessor
designed for embedded applications requiring signal processing. The ARM Cortex-M4 core offers single-
cycle Multiply-Accumulate and SIMD instructions and a hardware floating-point unit to support signal
processing while the M0 coprocessor handles I/O and digital control processing. The LPC4330 includes
264 KB of data memory, two High Speed USB 2.0 Host/OTG/Devices, advanced configurable peripherals
such as the State Configurable Timer (SCT), Serial General Purpose I/O (SGPIO), and SPI Flash Interface
(SPIFI) as well as Ethernet, an external memory controller and multiple digital and analog peripherals.
Features
•
ARM Cortex-M4 processor, running at frequencies of up to 204 MHz
•
ARM Cortex-M4 built-in Memory Protection Unit (MPU) supporting eight regions
•
ARM Cortex-M4 built-in Nested Vectored Interrupt Controller (NVIC)
•
Hardware floating-point unit
•
Non-maskable Interrupt (NMI) input
•
JTAG and Serial Wire Debug (SWD)
•
System tick timer
•
ARM Cortex-M0 co-processor running at frequencies of up to 204 MHz
•
264 kB SRAM for code and data use
•
Two 32 kB SRAM blocks with separate bus access
•
32 kB ROM containing boot code and on-chip software drivers
•
32 bit One-Time Programmable (OTP) memory for customer use
•
Serial GPIO (SGPIO) interface
•
State Configurable Timer (SCT) subsystem on AHB
•
Quad SPI Flash Interface (SPIFI) with four lanes and up to 40 MB per second
•
10/100T Ethernet MAC with RMII and MII interfaces and DMA support
•
One High-speed USB 2.0 Host/Device/OTG interface with DMA support
•
One High-speed USB 2.0 Host/Device interface with DMA support
•
One 550 UART with DMA support and full modem interface
•
Three 550 USARTs with DMA and synchronous mode support
One C_CAN 2.0B controller
with one channel
•
Two SSP controllers with FIFO and multi-protocol support
•
One SPI controller
•
One Fast-mode Plus I2C-bus interface with rates of up to 1 Mbit/s
•
One Fast-mode I2C-bus interface
•
Two I2S interfaces
•
External Memory Controller (EMC) supporting external SRAM, ROM, flash, SDRAM
•
Secure Digital Input Output (SDIO) card interface
•
Eight-channel General-Purpose DMA (GPDMA) controller
•
Up to 49 General-Purpose Input/Output (GPIO) pins
•
Four general-purpose timer/counters with capture and match capabilities
•
One motor control Pulse Width Modulator (PWM) for three-phase motor control
•
One Quadrature Encoder Interface (QEI)
•
Repetitive Interrupt timer (RI timer)
•
Windowed watchdog timer (WWDT)
•
Ultra-low power Real-Time Clock (RTC) on separate power domain
•
Alarm timer; can be battery powered