8.9. Module Control
Access:
read-write
Data-Type:
UI4
Command:
:READ:MOD
ule
:CONT
rol
?
:CONF:ADJ
ust
˽
{ 0 | 1 }
:CONF:KILL
˽
{ 0 | 1 }
*CLS
Bit31
Bit30
Bit29
Bit28
Bit27
Bit26
Bit25
Bit24
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Bit23
Bit22
Bit21
Bit20
Bit19
Bit18
Bit17
Bit16
(1
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Disable
Voltage Ramp
Speed Limit
Bit15
Bit14
Bit13
Bit12
Bit11
Bit10
Bit09
Bit08
Reserved
Set Kill Enable Reserved
Set Fine
Adjustment
Set Big Endian Reserved
Reserved
Reserved
Bit07
Bit06
Bit05
Bit04
Bit03
Bit02
Bit01
Bit00
Reserved
Do Clear
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Notes:
1)
SHR Only
The Module Control register contains the control information of the module.
There is no direct write access to this register by SCPI. Instead the commands
:CONF:ADJ
ust,
:CONF:KILL
and
*CLS
can be used.
Bit
Description when Bit is set to 1
Disable Voltage Ramp Speed
Limit
If set to one disables ramp speed limitation caused by Kill Enable or Delayed Trip
Set Kill Enable
Kill Enable is turned on
Set Fine Adjustment
Fine adjustment is turned on
Set Big Endian
Order of bytes in word: 0 = Little Endian (INTEL); 1 = Big Endian (MOTOROLA)
This bit is always set to 1, i.e. all data is in Big Endian format.
Do Clear
Clear all event status registers of the module and the channels. This bit always reads as 0, the
clear all events the command
*CLS
can be used.
SCPI protocol common instruction set | Last changed on: 2020-10-07 |
www.iseg-hv.com
55/61