background image

Series AVME9125                                                                                                     VMEbus 6U Analog Input Board
___________________________________________________________________________________________

- 15 -

Upon initiation of an A/D convert cycle, the analog input data

is digitized and stored into an internal A/D Converter buffer.  Also
during this cycle, the last converted data value is moved from the
A/D Converter buffer to the FPGA for correction and then storage
into the Mail Box Buffer.  At this time, the New Data Available bit
corresponding the previous converted channel is set in the FPGA
register.

For all other scan modes the FPGA control logic will

automatically discard the first digitized data value received from
the A/D Converter.  It is not written to the Mail Box buffer.  In
addition, the FPGA logic also automatically generates the required
“flush” convert signals to obtain the last converted data value from
the A/D Converter.

TIMED PERIODIC TRIGGER CIRCUIT

Timed Periodic Triggering is provided by two programmable

counters (an 8-bit Timer Prescaler and a 16-bit Conversion Timer).
The Timer Prescaler is clocked by an 8MHz clock.  The output of
the Timer Prescaler counter is then used to clock the second
counter (Conversion Timer).  In this way, the two counters are
cascaded to provide variable time periods anywhere from 11.25

µ

seconds to 2.0889 seconds.  The output of the second counter is
used to trigger the start of new A/D conversions for the Uniform
Scan modes of operation.  For the Burst Continuous mode, the
interval between conversions of each channel is fixed at 

 15

µ

seconds.  However, the interval between the group (burst) of
channels can be controlled by the Interval Timer.

VME INTERRUPT CONTROL LOGIC

The AVME9125 can be configured to generate an interrupt

after completion of conversion of a single channel or after
conversion of a group of channels is completed.  Interrupts are
enabled on the board via the Control Register (see section 3 for
programming details).

A board interrupt will cause the board to release the interrupt

to the VMEbus.  The board releases the interrupt to the VMEbus
by asserting the interrupt request level as pre-programmed in the
Interrupt Level bits of the Control register.  The board’s interrupt
logic then monitors the VMEbus Interrupt Acknowledge Input
(IACKIN*) signal.

An active IACKIN* signal, detected by the board, is either

passed to Interrupt Acknowledge Output (IACKOUT*) or
consumed by the board.  IACKIN* is passed to IACKOUT* if the
VMEbus interrupt level does not match that programmed into the
Interrupt Level bits.  If a match is detected, the board responds to
the interrupt by consuming IACKIN*.

The board also responds to an interrupt by placing the

interrupt vector on the data bus and asserts DTACK* active, and
the VMEbus master responds by executing the code at the
address of the interrupt vector.

The interrupt release mechanism is Release On Acknowledge

(ROAK) type.  That is, the board will release the request signal
during an interrupt acknowledge cycle.

ANALOG INPUTS

The field I/O interface to the board is provided through

connector P2 (refer to Table 2.3).  

Field I/O signals are NON-

ISOLATED. 

 This means that the field return and logic common

have a direct electrical connection to each other.  As such, care

must be taken to avoid ground loops (see Section 2 for connection
recommendations).  Ignoring this effect may cause operation
errors, and with extreme abuse, possible circuit damage.

Analog inputs and calibration voltages are selected via analog

multiplexers.  The AVME9125 control logic automatically programs
the multiplexers for selection of the required analog input channel.
The multiplexer control is based upon selection of differential
analog input and the Start and End channel register values.

Up to 32 differential inputs can be monitored.  Channel’s 0 to

15 + and - inputs are individually selected.  Channels 16 to 31 are
multiplexed on the companion Expander board (EXP9125) and a
and - input pair is connected to the AVME9125 via the P2
connector.

The output of a Instrumentation Amplifier feeds the A/D

(Analog to Digital) Converter.  The A/D Converter is a state of the
art, 16-bit, successive approximation converter with a built-in
sample and hold circuit.  The sample and hold circuit goes into the
hold mode when a conversion is initiated.  This maintains the
selected channel’s voltage constant until the A/D has accurately
digitized the input.  Then it returns to sample mode to acquire the
next channel.  Once a conversion has been started, control logic
on the AVME9125 automatically updates the multiplexers for the
next channel to be converted as required.  This allows the input to
settle for the next channel while the previous channel is
converting.  This pipelined mode of operation facilitates a
maximum system throughput.

The board contains a precision voltage reference and a

ground (autozero) reference for use in calibration.  These provide
considerable flexibility in obtaining accurate calibration for the
desired A/D Converter range when compared to fixed hardware
potentiometers for offset and gain calibration of the A/D Converter.

The FPGA will automatically correct the converted data by

using software calculated offset and gain coefficients.  The
software calculated coefficients should be updated whenever the
operating temperature environment of the board changes.  The
software calculated calibration coefficients are calculated using the
precision voltage reference and auto zero (refer to the calibration
section).

Power Supply Filters

Power line filters are dedicated to each supply line for filtering

of the +5, +15, and -15 volt supplies.  The filters provide improved
noise performance as is required on precision analog boards.

5.0 SERVICE AND REPAIR

SERVICE AND REPAIR ASSISTANCE

Surface-Mounted Technology (SMT) boards are generally

difficult to repair.  It is highly recommended that a non-functioning
board be returned to Acromag for repair.  The board can be
damaged unless special SMT repair and service tools are used.
Further, Acromag has automated test equipment that thoroughly
checks the performance of each board.  When a board is first
produced and when any repair is made, it is tested, placed in a
burn-in room at elevated temperature, and retested before
shipment.

Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com

Summary of Contents for AVME9125 Series

Page 1: ...ess underutilized and idle equipment along with credit for buybacks and trade ins Custom engineering so your equipment works exactly as you specify Critical and expedited services Leasing Rentals Demo...

Page 2: ...South Wixom Road P O BOX 437 Wixom MI 48393 7037 U S A Tel 248 624 1541 Fax 248 624 9234 Copyright 1998 Acromag Inc Printed in the USA Data and specifications are subject to change without notice 8500...

Page 3: ...CONTROL LOGIC 15 ANALOG INPUTS 15 Power Supply Filters 15 5 0 SERVICE AND REPAIR 15 SERVICE AND REPAIR ASSISTANCE 15 PRELIMINARY SERVICE PROCEDURE 16 6 0 SPECIFICATIONS 16 PHSICAL 16 VMEbus COMPLIANC...

Page 4: ...or upon completion of conversion of the group of all scanned channels Software Programmable Interrupt Level The VMEbus interrupt level is software programmable Additional registers are associated wit...

Page 5: ...rs for different base address locations is shown in Table 2 1 IN means that the pins are shorted together with a shorting clip OUT indicates that the clip has been removed The jumper locations are sho...

Page 6: ...ME9125 The EXP9125 will pull CHSel0 high when present Lastly the AVME9125 provides 15 volts to the EXP9125 via the P2 connector Pin assignments for the P2 connectors of the AVME9125 are shown in Table...

Page 7: ...Identification Space Not Used Card Identification Space Low Byte 01 3F 40 Status Register 41 42 Control Register 43 44 Timer Prescaler Interrupt Vector Register 45 46 Conversion Timer 47 48 End Channe...

Page 8: ...is set to 0 Reset condition Set to 0 Bit 0 EXP9125 Board Present Status Read This bit will be 1 when the EXP9125 Expander board is present in a slot adjacent to the AVME9125 A set bit indicates that 3...

Page 9: ...gister The resulting frequency can be used to generate periodic triggers for precisely timed intervals between conversions The Timer Prescaler has a minimum allowed value restriction of 5A hex or 90 d...

Page 10: ...tiated with the Software Start Convert command This is done to avoid mistaking data from an old scan cycle with that of a new scan cycle The New Data registers can be read via 16 bit or 8 bit data tra...

Page 11: ...e an offset of 10 Bit D2 can not be set since an offset of 9 would result and 9 is greater then 9 25 Finally bits D1 and D0 are also set The value written to the offset coefficient must be 3DB hex as...

Page 12: ...econds after the programmed interval has lapsed If interrupt upon completion of a group of channels is selected an interrupt will be issued 10 5 seconds after the interval time of the last selected ch...

Page 13: ...tal Signal Processing logic for real time calibration of digitized values The on board hardware implements the required multiplication to adjust the gain and also the summation to correct the offset T...

Page 14: ...Corresponding Registers 13 Since all parameters are known the gain and offset coefficients can be determined A The offset coefficient is the average of the 32 Count0V values measured An example illus...

Page 15: ...cally 800ns for accesses to the AVME9125 board registers The board s FPGA monitors the base address jumper setting which is jumperable on 256 byte boundaries in the VMEbus Short I O A16 Address Space...

Page 16: ...o Table 2 3 Field I O signals are NON ISOLATED This means that the field return and logic common have a direct electrical connection to each other As such care must be taken to avoid ground loops see...

Page 17: ...al 600mA Maximum VMEbus COMPLIANCE Specification This device meets or exceeds all written VME specifications per revision C 1 dated October 1985 IEC 821 1987 and IEEE 1014 1987 Data Transfer Bus A16 D...

Page 18: ...the uniform single sample mode A 3 foot shielded analog input ribbon was used ENVIRONMENTAL Operating Temperature 0 to 70 C Relative Humidity 5 95 non condensing The printed circuit board is coated w...

Page 19: ...VMEbus 6U Analog Input Board ___________________________________________________________________________________________ 18 Artisan Technology Group Quality Instrumentation Guaranteed 888 88 SOURCE ww...

Page 20: ...VMEbus 6U Analog Input Board ___________________________________________________________________________________________ 19 Artisan Technology Group Quality Instrumentation Guaranteed 888 88 SOURCE ww...

Page 21: ...SHIELDED CABLE IS RECOMMENDED FOR LOWEST NOISE SHIELD IS CONNECTED TO GROUND REFERENCE AT ONE END ONLY TO PROVIDE SHIELDING WITHOUT GROUND LOOPS NOTES CH16 31 EXT SOURCE 16 31 SEE NOTE 2 SEE NOTE 1 SH...

Page 22: ...uipment Have surplus equipment taking up shelf space We ll give it a new home Learn more Visit us at artisantg com for more info on price quotes drivers technical specifications manuals and documentat...

Reviews: