MPC5553/MPC5554 Microcontroller Reference Manual, Rev. 5
20-32
Freescale Semiconductor
20.3.2.14 DSPI DSI Deserialization Data Register (DSPIx_DDR)
The DSPI
x
_DDR holds the signal states for the parallel output signals. The DSPI
x
_DDR is read-only and
it is memory mapped so that host software can read the incoming DSI frames.
20.4
Functional Description
The DSPI supports full-duplex, synchronous serial communications between the MPC5553/MPC5554 and
peripheral devices. The DSPI can also be used to reduce the number of pins required for I/O by serializing
and deserializing up to 16 parallel input/output signals from the eTPU and eMIOS. All communications
are through an SPI-like protocol.
The DSPI has three configurations:
•
SPI configuration in which the DSPI operates as a basic SPI or a queued SPI.
•
DSI configuration in which the DSPI serializes and deserializes parallel input/output signals or bits
from memory mapped registers.
•
CSI configuration in which the DSPI combines the functionality of the SPI and DSI configurations.
The DCONF field in the DSPI
x
_MCR register determines the DSPI configuration. See
for the
DSPI configuration values.
The DSPI
x
_CTAR0–DSPI
x
_CTAR7 registers hold clock and transfer attributes. The manner in which a
CTAR is selected depends on the DSPI configuration (SPI, DSI, or CSI). The SPI configuration can select
which CTAR to use on a frame by frame basis by setting the CTAS field in the DSPI
x
_PUSHR. The DSI
configuration statically selects which CTAR to use. In CSI configuration, priority logic determines if SPI
data or DSI data is transferred. The type of data transferred (whether DSI or SPI) dictates which CTAR the
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
R
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Reg Addr
Base + 0x00CC
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
R
DESER_DATA
W
Reset
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Reg Addr
Base + 0x00CC
Figure 20-16. DSPI Deserialization Data Register (DSPIx_DDR)
Table 20-16. DSPIx_DDR Field Description
Bits
Name
Description
0–15
—
Reserved.
16–31
DESER_DATA Deserialized data. Holds deserialized data which is presented as signal states to
the parallel output signals.
Summary of Contents for MPC5553
Page 5: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 2 Freescale Semiconductor...
Page 21: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 xvi Freescale Semiconductor...
Page 47: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 1 26 Freescale Semiconductor...
Page 163: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 4 20 Freescale Semiconductor...
Page 179: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 5 16 Freescale Semiconductor...
Page 561: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 13 38 Freescale Semiconductor...
Page 615: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 14 54 Freescale Semiconductor...
Page 707: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 17 68 Freescale Semiconductor...
Page 755: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 18 48 Freescale Semiconductor...
Page 873: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 19 118 Freescale Semiconductor...
Page 984: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 Freescale Semiconductor 21 41...
Page 985: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 21 42 Freescale Semiconductor...
Page 1019: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 22 34 Freescale Semiconductor...
Page 1129: ...MPC5553 MPC5554 Microcontroller Reference Manual Rev 5 25 90 Freescale Semiconductor...
