Chapter 1 Device Overview MC9S12ZVHY/MC9S12ZVHL Families
S12ZVHY/S12ZVHL Family Reference Manual Rev. 1.05
30
Freescale Semiconductor
•
Hardware Compensation to reduce the effects of frequency variation on the 1 Hz clock (to the
counters) caused by temperature changes of crystal characteristics. Correction factor calculated by
firmware. (Programmable correction factor).
•
16-bit CPU register programming interface with protection against run-away code.
•
Option to output the buffered 32.768 kHz clock or the compensated 1 Hz clock for calibration.
1.5.8
Timer (TIM)
•
Up to two timer modules for input capture or output compare
— 8 x 16-bit channels per module
•
16-bit free-running counter with 8-bit precision prescaler
•
16-bit pulse accumulator
1.5.9
Pulse Width Modulation Module (PWM)
•
8 channels x 8-bit (4 channels x 16-bit)
•
Programmable period and duty cycle per channel
•
Center-aligned or edge-aligned outputs
•
Programmable clock select logic with a wide range of frequencies
1.5.10
Simple Sound Generator (SSG)
•
Programmable amplitude level with maximum 11 bit resolution from zero amplitude to max
amplitude
•
Sound STOP function to stop sound generation immediately
•
Registers double-buffered synchronously reload at edge of tone to avoid distortion of output tone.
•
Interrupt generated when SSG configure registers reload occurs
•
Input clock prescaler with 11 bit resolution
•
Module disable for power saving when SSG is not in use
•
Separate or mixed frequency and amplitude outputs for flexibility in external hardware variation.
•
Decay/attack function which can decrease/increase sound amplitude automatically without cpu
interaction. The function includs linear, gong and exponential decay/attack profiles
1.5.11
Liquid Crystal Display driver (LCD)
•
Up to 40 frontplanes and 4 backplanes or general-purpose input or output
•
5 modes of operation allow for different display sizes to meet application requirements
•
Unused frontplane and backplane pins can be used as general-purpose I/O
1.5.12
LIN physical layer transceiver
•
Compliant with LIN physical layer 2.2
