492
CHAPTER 24 STANDBY FUNCTION
User’s Manual U12697EJ3V0UM
24.5.2 Releasing IDLE mode
The IDLE mode is released by NMI input, INTP0 to INTP5 input, watch timer interrupt (INTWT), or RESET input.
Outlines of the release sources and operations following release are shown in Table 24-8. Operations following
release of the IDLE mode are also shown in Figure 24-9.
Table 24-8. Releasing IDLE Mode and Operation After Release
MK
Note 1
×
×
0
0
1
×
ISM
Note 2
×
×
0
0
0
1
Release Source
RESET input
NMI pin input
INTP0 to INTP5
pin input, watch
timer interrupt
State During Release
–
• None while executing a
non-maskable interrupt service
program
• Executing a low-priority
non-maskable interrupt service
program
• Executing the service program
for the NMI pin input
• Executing a high-priority
non-maskable interrupt service
program
• None while executing an
interrupt service program
• Executing a low-priority
maskable interrupt service
program
• The PRSL bit
Note 5
is cleared
to 0 while executing an
interrupt service program at
priority level 3.
• Executing the maskable interrupt
service program with the same
priority
(This excludes executing an
interrupt service program in
priority level 3 when the PRSL
bit
Note 5
is cleared to 0.)
• Executing a high-priority interrupt
service program
–
–
Operation After Release
Normal reset operation
Acknowledges interrupt
requests
Executes the instruction
following the MOV STBC,
#byte instruction (The interrupt
request that released the IDLE
mode is held pending
Note 4
.)
Acknowledges interrupt
requests
Execute the instruction
following the MOV STBC,
#byte instruction.
(The interrupt request that
released the IDLE mode is
held pending
Note 4
.)
Holds the IDLE mode
IE
Note 3
×
×
1
0
×
×
Notes 1.
Interrupt mask bit in each interrupt request source
2.
Macro service enable flag that is in each interrupt request source
3.
Interrupt enable flag in the program status word (PSW)
4.
The pending interrupt request is acknowledged when acknowledgement is possible.
5.
Bit in the interrupt mode control register (IMC)
